• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > PCB技术问答 > The effects of vias on PCB tra.

The effects of vias on PCB tra.

录入:edatop.com    点击:
The effects of vias on PCB traces.pdf :
点击下载...
Background:
Through the years we have worked with many engineers who have had strong feelings about the presence of vias on critical traces (such as fast rise time clock lines). These feelings have ranged from (a) the effects of vias are so negligible that they may be used freely, to (b) their effects are so significant that vias may not be used at all. Depending on your view, these two extremes place quite different constraints on PCB designs!
It is clear from the history of all the boards that have ever been designed in the past that vias have little impact at lower frequencies and rise times. It is only recently, as device rise times and timing issues caused by faster clock speeds have become critical PCB design issues, that the concern over a via's effect on PCB "transmission lines" has become a topic of discussion.
The perceived negative effects of vias may fall into one of several categories:
1. Vias are inherently capacitive and change the characteristic impedance of the trace.
2. Vias cause a step-function change in trace impedance and therefore cause reflections.
3. When a trace moves from one layer to another, it becomes referenced to a different reference plane, therefore severely distorting the characteristic impedance of the trace.
4. A trace can move to opposite sides of an individual reference plane without significant effect, but if it moves to a layer where it is referenced to a different plane then the characteristics of the transmission line are severely distorted.
5. The effect of the first via is the greatest,but the effects of additional vias diminish as more vias are added to the trace.

支持一下,文章不错!

gooooooooooooooooooooooood

射频工程师养成培训教程套装,助您快速成为一名优秀射频工程师...

天线设计工程师培训课程套装,资深专家授课,让天线设计不再难...

上一篇:求助:PADS2005做手机主板的完整流程的资料
下一篇:protel 99se BOM清单的问题

射频和天线工程师培训课程详情>>

  网站地图