首页 > 微波/射频 > RFIC设计学习交流 > 我安装了ic610,画版图有问题 求助

我安装了ic610,画版图有问题 求助

录入:edatop.com    阅读:
我安装的RHEL 6.1 和ic610 画原理图可以,但是在自动生成版图的时候出现了问题,
我是用connectivity>generate>all from source 来生成的,不知到有没有问题,出现下面的错误 有没有人知道怎么解决
An error occured while initializing the libInit.il file.
The library, tsmc18rf, specified in this file, could
not be found. If you have:
    o   moved/copied the library to a new name.
    o   edited this file and made a typographical error.
    o   copied this file from another library.
you must edit the libInit.il file and correct the
library name.
Loading oasis.cxt
ERROR (ADE-5066): Tool 'hspiceS' has not been registered.
ERROR (ADE-5067): Unable to initialize tool 'hspiceS'; either tool class is not
        defined or tool is not registered.
*Error* The default SKILL generic function has not been defined for the function "asiSetNetlistOption". Ensure that this function is called with the correct argument(s) (tool name value).
Loading lo.cxt
Loading see.cxt
Loading treeAssistant.cxt
Loading oi.cxt
Loading techComp.cxt
*WARNING* Pcell evaluation for tsmc18rf_OA/nmos2v/layout has the following error(s):
*WARNING* ("eval" 3 t nil ("*Error* eval: undefined function" snapToGrid))
*WARNING* Error kept in "errorDesc" property of the label "pcellEvalFailed" on layer/purpose "marker/error" in the submaster.
*WARNING* Pcell evaluation for tsmc18rf_OA/pmos2v/layout has the following error(s):
*WARNING* ("eval" 4 t nil ("*Error* eval: undefined function" snapToGrid))
*WARNING* Error kept in "errorDesc" property of the label "pcellEvalFailed" on layer/purpose "marker/error" in the submaster.

Library Manager deleting cellview "inv/sche/layout".
Loading layers.cxt
Deleted cellview 'inv/sche/layout'.

(virtuoso) Syncing library list with the Library Manager.
Loading lx.cxt
Loading schematic.cxt
Loading ci.cxt
Loading cph.cxt
VXL timing: Enable extractor time = 0.00 seconds
INFO (BND-1002): Binder initialization report:
  Schematic instances with corresponding layout instances:   0
  Layout instances with corresponding schematic instances:   0
  Layout instances with no corresponding schematic instance: 0
  Instances present in schematic but missing from layout:    2
VXL timing: Initialization time = 0.01 seconds
Loading vfp.cxt
Loading vcpfe.cxt
Building the layout generation form takes a moment...
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'D'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'G'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'S'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'D'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'G'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'S'.
*WARNING* (LX-2006): There were errors or warnings during layout generation.
INFO (LX-1030): Run Connectivity - Check - Against Source for more details.
VXL timing: Layout generation time = 1.03 seconds
VXL timing: Enable extractor time = 0.00 seconds
INFO (LX-1024): Instance parameters match.
INFO (LX-1032): There are differences between the layout and the schematic.
Check messages above for details.



   我也遇到了这个问题,应该是库文件加载的问题

申明:网友回复良莠不齐,仅供参考。如需专业解答,请学习本站推出的微波射频专业培训课程

上一篇:闭环电容检测加速度计借口电路仿真
下一篇:tran仿真step过小

射频和天线工程师培训课程详情>>

  网站地图