compare CT SC sigma-delta ADC 欢迎大家补充
录入:edatop.com 阅读:
CT ∆ΣADCs advantage:
1) high speed and low power requirement
2) inherent anti-aliasing properties without SC noise
3) lower the switch performance without the SC based front-end
4) high input impedance and save the input buffer
5) absence of stringent settling requirements enables CT converters to digitize signals up to several hundred MHz
disadvatages:
1)sensitive to clock jitter 2)the loop coefficient are sensitive to technology parameters
3)modulator is dependent on clock frequency 4)sensitive to feedback loop delay
SC ∆ΣADCs advantage:
1)mature design methodologies and robustness 2)achieve relatively high linearity and high resolution
3) tolerant of clock jitter 4) the filter coefficients are very stable 5)the filter coefficients is independent on clock frequency
1) high speed and low power requirement
2) inherent anti-aliasing properties without SC noise
3) lower the switch performance without the SC based front-end
4) high input impedance and save the input buffer
5) absence of stringent settling requirements enables CT converters to digitize signals up to several hundred MHz
disadvatages:
1)sensitive to clock jitter 2)the loop coefficient are sensitive to technology parameters
3)modulator is dependent on clock frequency 4)sensitive to feedback loop delay
SC ∆ΣADCs advantage:
1)mature design methodologies and robustness 2)achieve relatively high linearity and high resolution
3) tolerant of clock jitter 4) the filter coefficients are very stable 5)the filter coefficients is independent on clock frequency
goooooooood
推荐Sigma Delta ADC/DAC/PLL交流群: 317605756。
本群主要专注Sigma Delta ADC/DAC/PLL 建模/设计/仿真/测试/应用等问题的讨论交流。比如,
1). 系统建模与非理想分析
2). DT-CT转换
3). loop filter 设计
4). excess loop delay 补偿
5). multi-bit DAC线性化
6). audio and measurement ADC
7). 宽带CT-SDM
申明:网友回复良莠不齐,仅供参考。如需专业解答,请学习本站推出的微波射频专业培训课程。
上一篇:请教:关于传输门的veriloga的建模问题
下一篇:RC积分器的噪声该怎么仿