首页 > 微波/射频 > RFIC设计学习交流 > how to reduce cell leakage power in a large design

how to reduce cell leakage power in a large design

录入:edatop.com    阅读:
Please Help me in this ragard....................

Back bias, HVT.

thank you, but
i need information to reduce leakage power in synthesis part that is in design compiler.

thank you, but
i need information to reduce leakage power in synthesis part that is in design compiler.



: Handshake   
Thank you, but
i need information to reduce leakage Power in Synthesis Part that is in Design Compiler.

搞得我说中文都不好意思发言

whole design 结束之后,就检查一下吧,电路中有没有node是floating的,看看高温情况下以及enable 和dis enable,有没有Power MOS,有的话,可能要看process 了

申明:网友回复良莠不齐,仅供参考。如需专业解答,请学习本站推出的微波射频专业培训课程

上一篇:Lock detect for DLL
下一篇:关于比较器

射频和天线工程师培训课程详情>>

  网站地图