首页 > 微波/射频 > RFIC设计学习交流 > SpectreVerilog混和信号仿真报错

SpectreVerilog混和信号仿真报错

录入:edatop.com    阅读:
如题 在做混和信号仿真时报错:
doesn't include a license for feature "VERILOG-XL"
license.dat文件包含如下内容:
FEATURE Verilog_XL_Turbo_NT cdslmd 1000.0000 1-jan-0 0 6C8D854B93946F066BE9 HOSTID=ANY ck=46
FEATURE Verilog_XL_Desktop cdslmd 1000.0000 1-jan-0 0 8CDD95CBFA71E6CD6251 HOSTID=ANY ck=134
FEATURE Verilog_desktop cdslmd 1000.0000 1-jan-0 0 0C3DB57BBA075FD7CB86 HOSTID=ANY ck=73
FEATURE Virtuoso_Schem_Option cdslmd 1000.0000 1-jan-0 0 8C4D055B2068A2BE7E15 HOSTID=ANY ck=46
FEATURE Virtuoso_XL cdslmd 1000.0000 1-jan-0 0 EC7D953B630E730EB870 HOSTID=ANY ck=50
不知为何会报错?求各位大侠
多谢

似乎没有V-XL的license把

我把license贴全一点
FEATURE VERILOG-SLAVE cdslmd 1000.0000 1-jan-0 0 5CED65BB6C3AD4AB856B HOSTID=ANY ck=101
FEATURE VERILOG-XL cdslmd 1000.0000 1-jan-0 0 1C7D556B3C03FD51FEAE HOSTID=ANY ck=72
FEATURE VERITIME cdslmd 1000.0000 1-jan-0 0 FC7DB5BB3D2004ECD247 HOSTID=ANY ck=84
FEATURE VHDLLink cdslmd 1000.0000 1-jan-0 0 5CFDF5DBD898B43368AD HOSTID=ANY ck=89
FEATURE VHDL_desktop cdslmd 1000.0000 1-jan-0 0 EC8D35CB46F40E234B32 HOSTID=ANY ck=33
FEATURE VXL-ALPHA cdslmd 1000.0000 1-jan-0 0 1C5D35CB2E2FC4AF368B HOSTID=ANY ck=37
FEATURE VXL-LMC-HW-IF cdslmd 1000.0000 1-jan-0 0 FC2D85BB0202E9067A1E HOSTID=ANY ck=3
FEATURE VXL-SWITCH-RC cdslmd 1000.0000 1-jan-0 0 CC8D451BEFDAE4CE3F3B HOSTID=ANY ck=162
FEATURE VXL-TURBO cdslmd 1000.0000 1-jan-0 0 2C0D45DB231BCD8A1BB1 HOSTID=ANY ck=90
FEATURE VXL-VCW cdslmd 1000.0000 1-jan-0 0 8C6DA54B213255550D2C HOSTID=ANY ck=237
FEATURE VXL-VET cdslmd 1000.0000 1-jan-0 0 8CDDA54BE2325552136D HOSTID=ANY ck=254
FEATURE VXL-VLS cdslmd 1000.0000 1-jan-0 0 8CBDA54BEC3255591661 HOSTID=ANY ck=16
FEATURE VXL-VRA cdslmd 1000.0000 1-jan-0 0 9CFDA54BE8325547206D HOSTID=ANY ck=254
FEATURE Vampire_HDRC cdslmd 1000.0000 1-jan-0 0 FC8DA5CB2DD7316CF90A HOSTID=ANY ck=94
FEATURE Vampire_HLVS cdslmd 1000.0000 1-jan-0 0 ECCD35CB41BB49E0D1FA HOSTID=ANY ck=64
FEATURE Vampire_MP cdslmd 1000.0000 1-jan-0 0 BC0D651B99F1B9DA61F3 HOSTID=ANY ck=75
FEATURE Vampire_RCX cdslmd 1000.0000 1-jan-0 0 DC6D65DBDFFF007F99D1 HOSTID=ANY ck=91
FEATURE Vampire_UI cdslmd 1000.0000 1-jan-0 0 8C0DA52B96FAE2EB3AFD HOSTID=ANY ck=72
FEATURE Verif_Ckpit_Analysis_Env cdslmd 1000.0000 1-jan-0 0 4C4D85BBB0F7BDCE97AA HOSTID=ANY ck=117
FEATURE Verilog_XL_Turbo_NT cdslmd 1000.0000 1-jan-0 0 6C8D854B93946F066BE9 HOSTID=ANY ck=46
FEATURE Verilog_XL_Desktop cdslmd 1000.0000 1-jan-0 0 8CDD95CBFA71E6CD6251 HOSTID=ANY ck=134
FEATURE Verilog_desktop cdslmd 1000.0000 1-jan-0 0 0C3DB57BBA075FD7CB86 HOSTID=ANY ck=73
FEATURE Virtuoso_Schem_Option cdslmd 1000.0000 1-jan-0 0 8C4D055B2068A2BE7E15 HOSTID=ANY ck=46
FEATURE Virtuoso_XL cdslmd 1000.0000 1-jan-0 0 EC7D953B630E730EB870 HOSTID=ANY ck=50
我觉得VXL也有啊,求救中...............

ddddddddd

是你没有安装verilog-xl

hahaa

申明:网友回复良莠不齐,仅供参考。如需专业解答,请学习本站推出的微波射频专业培训课程

上一篇:寄生参数提取后,如何反标到原理图中,进行直观分析?
下一篇:当前TSMC 0.18um工艺,5mm^2面积的流片费用大概是多少?

射频和天线工程师培训课程详情>>

  网站地图