关于pmos和nmos 的问题
In my opinion, for NMOS, the requirement for conduction is Vgs>Vth, so whatever the input signal is , the output sigal is weaker than input by Vth . And the same reason applies to PMOS.
Hoping for more comments
pmos can provide strong '1' , can't not provide strong '0' . From cmos transistor level,you can understand it easily.
pmos Vg minimum value ='0' , it's output voltage level minimum value is |Vtp|.
you can read basic in any analog circuit book .
though you maybe a digital engineer, it is benifit that you read some analog book
both floor 2 and floor 3 answered lz's question very nicely.
It can be understand easily by basic attributes of devices.
应该是拉到地和电源的意思
strong '1' =power voltage
strong '0' =power ground voltage
power ground voltage <weak 0 < threshold point voltage
threshold point voltage < weak 1<power voltage
yes!
yes!
原理说起来还是比较简单的和
学习了
飘过。为了信元
申明:网友回复良莠不齐,仅供参考。如需专业解答,请学习本站推出的微波射频专业培训课程。
上一篇:请高人介绍一下一般RFIC design technology: CMOS, SiGe (BiCMOS), GeAS,HBT
下一篇:询问: LED driver IC为什么都做成耐17V高压