SpetreVerilog仿真求助
录入：edatop.com 阅读：
最近我在做SpetreVerilog仿真时IC5141报错:
Error in cleaning up IPC in an attempt to quit.
Error in DC simulation for mixed-mode.
Error found by spectre during DC analysis during info "finalTimeOP" analysis skipped due to inability to compute operating point.
请高手多多帮忙.
thanks very much！
Error in cleaning up IPC in an attempt to quit.
Error in DC simulation for mixed-mode.
Error found by spectre during DC analysis during info "finalTimeOP" analysis skipped due to inability to compute operating point.
请高手多多帮忙.
thanks very much！
没遇到过，
看起来似乎是工作点不收敛，看看电路有什么地方是非稳态的吧
多谢ncLM,但我不明白第一个错误IPC是什么意思;
还有,在仿真的时候电脑响应很慢,有时还会自动退出ciw,请高手指教
申明：网友回复良莠不齐，仅供参考。如需专业解答，请学习本站推出的微波射频专业培训课程。
