- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
令人尴尬的问题
*REMARK*old file: C:PADS Projectsppcbnet.asc
*REMARK*new file: C:PADS Projectsecogtmp1.asc
*REMARK*created by ECOGEN (Version 6.4v) on 2010-4-14 9:57:31
*RENPART*
U3:1U2:2
U3:3U3:2
PC123-B2U2:1
PC123-B3U3:1
*RENNET*
$$$6252$$$14261
*NET*
*SIGNAL*$$$14091
F1.2
*MODIFY_GENERAL_RULES* ROUTING
HIERARCHY_OBJECT PCBCB
LENGTH_MINIMIZATION_TYPE TOTAL
TRACE_SHARE ON
VIA_SHARE ON
AUTO_ROUTE ON
RIPUP ON
SHOVE ON
ROUTE_PRIORITY 3
MAX_NUMBER_OF_VIAS 0
VALID_LAYER Top
VALID_VIA_TYPE *USE_CURRENT*
SHOVE_PROTECTED OFF
*REMARK*Deleted pins: 0,Added pins: 1
*END*
谁给解释一下啦!看不懂哦
*PADS-ECO-V2007.0-MILS*
*REMARK*old file: d:PADS Projectsppcbnet.asc
*REMARK*new file: d:PADS Projectspadsnet.asc
*REMARK*created by ECOGEN (Version 6.4v) on 2010/4/19 21:23:21
*MODIFY_GENERAL_RULES* CLEARANCE
HIERARCHY_OBJECT PCBCB
TRACK_TO_TRACK 19.690000
VIA_TO_TRACK 19.690000
VIA_TO_VIA 19.690000
PAD_TO_TRACK 19.690000
PAD_TO_VIA 19.690000
PAD_TO_PAD 19.690000
SMD_TO_TRACK 19.690000
SMD_TO_VIA 19.690000
SMD_TO_PAD 19.690000
SMD_TO_SMD 19.690000
COPPER_TO_TRACK 19.690000
COPPER_TO_VIA 19.690000
COPPER_TO_PAD 19.690000
COPPER_TO_SMD 19.690000
COPPER_TO_COPPER 19.690000
TEXT_TO_TRACK 19.690000
TEXT_TO_VIA 19.690000
TEXT_TO_PAD 19.690000
TEXT_TO_SMD 19.690000
OUTLINE_TO_TRACK 19.690000
OUTLINE_TO_VIA 19.690000
OUTLINE_TO_PAD 19.690000
OUTLINE_TO_SMD 19.690000
OUTLINE_TO_COPPER 19.690000
DRILL_TO_TRACK 19.690000
DRILL_TO_VIA 19.690000
DRILL_TO_PAD 19.690000
DRILL_TO_SMD 19.690000
DRILL_TO_COPPER 19.690000
SAME_NET_SMD_TO_VIA 6.000000
SAME_NET_SMD_TO_CRN 6.000000
SAME_NET_VIA_TO_VIA 6.000000
SAME_NET_PAD_TO_CRN 6.000000
MIN_TRACK_WIDTH 12.000000
REC_TRACK_WIDTH 12.000000
MAX_TRACK_WIDTH 12.000000
DRILL_TO_DRILL 6.000000
BODY_TO_BODY 6.000000
SAME_NET_TRACK_TO_CRN 6.000000
*REMARK*Deleted pins: 0,Added pins: 0
*END*
我也出现这个问题:ECO TO PCB的时候出现:
*PADS-ECO-V2007.0-MILS*
*REMARK*old file: d:PADS Projectsppcbnet.asc
*REMARK*new file: d:PADS Projectspadsnet.asc
*REMARK*created by ECOGEN (Version 6.4v) on 2010/4/19 21:23:21
*MODIFY_GENERAL_RULES* CLEARANCE
HIERARCHY_OBJECT PCBCB
TRACK_TO_TRACK 19.690000
VIA_TO_TRACK 19.690000
VIA_TO_VIA 19.690000
PAD_TO_TRACK 19.690000
PAD_TO_VIA 19.690000
PAD_TO_PAD 19.690000
SMD_TO_TRACK 19.690000
SMD_TO_VIA 19.690000
SMD_TO_PAD 19.690000
SMD_TO_SMD 19.690000
COPPER_TO_TRACK 19.690000
COPPER_TO_VIA 19.690000
COPPER_TO_PAD 19.690000
COPPER_TO_SMD 19.690000
COPPER_TO_COPPER 19.690000
TEXT_TO_TRACK 19.690000
TEXT_TO_VIA 19.690000
TEXT_TO_PAD 19.690000
TEXT_TO_SMD 19.690000
OUTLINE_TO_TRACK 19.690000
OUTLINE_TO_VIA 19.690000
OUTLINE_TO_PAD 19.690000
OUTLINE_TO_SMD 19.690000
OUTLINE_TO_COPPER 19.690000
DRILL_TO_TRACK 19.690000
DRILL_TO_VIA 19.690000
DRILL_TO_PAD 19.690000
DRILL_TO_SMD 19.690000
DRILL_TO_COPPER 19.690000
SAME_NET_SMD_TO_VIA 6.000000
SAME_NET_SMD_TO_CRN 6.000000
SAME_NET_VIA_TO_VIA 6.000000
SAME_NET_PAD_TO_CRN 6.000000
MIN_TRACK_WIDTH 12.000000
REC_TRACK_WIDTH 12.000000
MAX_TRACK_WIDTH 12.000000
DRILL_TO_DRILL 6.000000
BODY_TO_BODY 6.000000
SAME_NET_TRACK_TO_CRN 6.000000
*REMARK*Deleted pins: 0,Added pins: 0
*END*
射频工程师养成培训教程套装,助您快速成为一名优秀射频工程师...