• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > PADS设计问答 > POWERPCB中出现的莫名其妙的错误

POWERPCB中出现的莫名其妙的错误

录入:edatop.com    点击:
我在画PCB时候制作了一个元件,其实就是一个过孔,等于把它当作一个测试点用,但是当我进行设计验证的时候发现:提示我连接性有问题,本人可以保证所有的连接已经完成,清那位遇到过这种情况的指导一下,谢谢

什么样的连接错误?把错误列一下。

CONTINUITY ERRORS REPORT -- ZT120-MB-V101.pcb -- Thu Dec 02 08:58:16 2004Isolated subnets for: VBB*** subnet # 1 VBB.1*** subnet # 2 VIA(3540,1420 L1) U4.32 EC4.1 C13.2 R5.1 VIA(3660,1895 L1) VIA(1020,2855 L1) U11.14 VIA(8045,1440 L1) U8.14 VIA(1105,2475 L1) VIA(1215,2930 L1) U7.14 EC1.1 VIA(7990,3895 L1) D13.1 R34.2 VIA(8100,2190 L1) DC1.1 R13.2 DC3.1 VIA(3655,2230 L1) U9.14 VIA(8045,1885 L1) R1.2 VIA(5640,2230 L1) C15.1 VIA(4250,1835 L1) R10.2 R9.2 C14.1 C12.2 C11.2 VIA(4335,1555 L1) C16.2 U1.143 U1.142 VIA(4120,1545 L1) U1.132 U1.91 VIA(4250,1970 L1) U1.74 VIA(3920,2150 L1) U1.59 VIA(4315,2150 L1) U1.39 U1.15 U1.23 DRILL(VBB.1 L1)Isolated subnets for: GND*** subnet # 1 MARKX5.1*** subnet # 2 MARKX6.1*** subnet # 3 VIA(335,3592 L1) VIA(880,3592 L1) VIA(880,3090 L1) U7.7 U8.11 U8.12 U8.9 U8.8 U8.7 VIA(335,2970 L1) VIA(560,2055 L1) U3.5 VIA(560,2390 L1) VIA(335,2390 L1) VIA(336,580 L1) R44.2 R41.2 R42.2 R46.1 R43.2 DRILL(MARKX5.1 L2)*** subnet # 4 L4.2 VIA(3436,3424 L1) VIA(3234,3440 L1) C24.2 VIA(3224,3832 L1) CN13.5 VIA(2235,2915 L1) R51.2 CN11.2 VIA(7895,5650 L1) EC6.1 EC12.2 C10.2 C23.2 Q7.E CN12.3 C20.2 EC10.2 NF1.G CN12.4 C52.2 PD1.1 EC24.2 R61.1 R38.1 C36.2 VIA(1795,1820 L1) R14.1 VIA(4252,2146 L1) U1.41 C15.2 VIA(3960,2255 L1) EC14.2 VIA(3805,2190 L1) CN15.4 L20.2 VIA(2810,3300 L1) U12.15 C6.1 VIA(3483.66,2795.66 L1) C5.2 U11.13 EC11.2 U11.11 U11.9 U11.7 D6.1 T1.3 VIA(7056.41,3622 L1) R23.1 VR1.1 R24.1 Q9.E Q5.1 U10.2 BT1.1 D12.2 Q6.E MARK4.1 C17.2 VIA(8665.63,2868 L1) C19.2 Q2.E C18.2 Q4.E EC13.2 MARKX7.1 EC15.2 EC9.2 MARK5.1 MARK6.1 MARK7.1 MARK8.1 MARK9.1 S1.2 MARKX4.1 MARKX1.1 MARKX2.1 MARKX3.1 CN1.20 VIA(5155,2105 L1) CN1.1 VIA(6535,2660 L1) EC8.2 Q3.E VIA(2382,2278 L1) U6.7 VIA(2380,1890 L1) R15.1 VIA(1900,2440 L1) U14.4 EC7.2 CA3.5 CA5.4 CA5.3 CA5.2 CA5.1 VIA(2480,3300 L1) C33.2 CA4.4 CA4.3 CA4.2 CA4.1 R12.1 C32.2 C31.2 VIA(8270,1100 L1) EC2.2 CA3.8 CA3.7 CA3.6 CA1.4 CA1.3 CA1.2 VIA(6220,2170 L1) CA1.1 CA2.4 CA2.3 CA2.2 CA2.1 EC3.2Isolated subnets for: +5V*** subnet # 1 +5V.1*** subnet # 2 VIA(2546,2824 L1) R25.2 CN13.2 VIA(2830,3590 L1) CN13.15 VIA(2830,3890 L1) VIA(3645,3455 L1) R21.2 VIA(3645,3890 L1) U6.14 DRILL(+5V.1 L2)*** subnet # 3 VIA(2930,1820 L1) L9.1 U3-X.32 VIA(5694,2036 L1) EC12.1 VIA(8105,5400 L1) VIA(6950,3350 L1) VIA(6975,3830 L1) Q11.E BZ1.1 VIA(6786,3830 L1) D9.1 L1.1 R19.2 R20.2 EC2.1 VIA(5986,3830 L1) Q21.E VIA(5826,3830 L1) Q22.E VIA(5665,3830 L1) Q23.E Q24.E VIA(6626,3830 L1) Q25.E VIA(6466,3830 L1) Q26.E VIA(6306,3830 L1) Q27.E VIA(6146,3830 L1) Q28.E Q29.E Q30.E Q31.E Q32.E Q33.E Q35.E Q36.E Q37.E VIA(5400,3830 L1) Q38.E Q34.E EC5.1 R36.1 C42.1 VIA(1880,745 L1) VIA(970,1520 L1) U5.28 VIA(970,1285 L1) U5.22 U5.15 U5.14 U5.1 R22.2 R58.2 R59.1 U14.8 R57.2 R60.2 RA28.8 RA28.7 RA28.6 RA27.7 RA27.8 RA27.6 RA27.5 VIA(3700,310 L1) EC3.1 DC4.1 DC2.1 R11.2 U2-X.32 VIA(6645,1800 L1) VIA(8405,1540 L1) R6.2 R8.2 R7.2 RA26.4 RA26.3 RA26.2 RA26.1 RA25.8 RA25.7 RA25.6 RA25.5 VIA(1930,2075 L1) VIA(1930,2244 L1) RA24.8 RA24.7 RA24.6 RA24.5 RA23.8 RA23.7 RA23.6 RA23.5 RA22.8 RA22.7 RA22.6 RA22.5 RA14.8 RA14.7 RA14.6 RA14.5 RA13.8 RA13.7 RA13.6 VIA(4085,310 L1) RA13.5 RA12.8 RA12.7 RA12.6 RA12.5 RA11.8 RA11.7 RA11.6 RA11.5 RA10.8 RA10.7Isolated subnets for: VCC_C*** subnet # 1 VCC_C.1*** subnet # 2 VIA(956,2055 L1) U3.8 DRILL(VCC_C.1 L2)*** subnet # 3 EC14.1 VIA(4825,6270 L1) CN15.1 CN9.3 U12.16 EC7.1 VIA(3298,2728 L1) C9.2 C6.2 U10.3 VIA(7620,5335 L1) VIA(8155,5335 L1) Q18.E C17.1 R39.2 VIA(3710,3090 L1) DRILL(VCC_C.1 L1)Isolated subnets for: VP*** subnet # 1 VP.1*** subnet # 2 EC8.1 VIA(2090,3650 L1) Q16.3 VIA(4760,3810 L1) VIA(4735,6485 L1) F1.2 R2.1 DRILL(VP.1 L2)Isolated subnets for: -VG*** subnet # 1 -VG.1*** subnet # 2 L10.2 R49.1 R50.1 RA54.4 RA51.4 RA51.3 RA51.2 RA51.1 RA52.4 RA52.3 RA52.2 RA52.1 RA53.4 RA53.3 RA53.2 RA53.1 RA54.3 RA54.2 RA54.1 DRILL(-VG.1 L1)Isolated subnets for: RESET*** subnet # 1 RESET.1*** subnet # 2 U1.19 C37.1 R1.1 U9.4 DRILL(RESET.1 L1)Isolated subnets for: POWER_F*** subnet # 1 POWER_F.1*** subnet # 2 ZD3.K EC24.1 C52.1 D11.2 NF1.I DRILL(POWER_F.1 L2)谢谢上面的回复 但是我本人认为连接性没有错误啊晕,我怀疑是元件的制作有误,但是好象也不是

确定测试点做的是否有问题?

把它改为ECO注册元件试一下

Flood一下.

我也遇到了同样的问题,不知道怎么解决

射频工程师养成培训教程套装,助您快速成为一名优秀射频工程师...

天线设计工程师培训课程套装,资深专家授课,让天线设计不再难...

上一篇:将CAD中图导入PADS转为板框终极办法……
下一篇:pads2007 如何导入 power pcb5.0中

射频和天线工程师培训课程详情>>

  网站地图