- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
connectivity check 时报错谢谢
录入:edatop.com 点击:
先谢谢高手,捆饶我好久的问题:主要是DGND孔,也不是所有的,只是部分DGND有黄色的报警标志,怎样解决呀,报告如下:CONTINUITY ERRORS REPORT -- 4.0LCDtest.pcb -- Thu Aug 23 15:02:08 2007Isolated subnets for: DGND*** subnet # 1
VIA(798.52,1499.81 L1)*** subnet # 2
VIA(157.65,1493.78 L1)*** subnet # 3
VIA(-902.4,1369.36 L1)*** subnet # 4
VIA(-906.1,1162.39 L1)*** subnet # 5
VIA(-906.1,984.99 L1)*** subnet # 6
VIA(-909.79,755.85 L1)*** subnet # 7
VIA(-913.49,556.28 L1)*** subnet # 8
VIA(-917.19,375.18 L1)*** subnet # 9
VIA(-924.47,246.61 L1)*** subnet # 10
VIA(-677.2,151.15 L1)*** subnet # 11
VIA(-924.47,146.61 L1)*** subnet # 12
VIA(1318.68,57.3 L1)*** subnet # 13
VIA(1318.68,-42.7 L1)*** subnet # 14
VIA(1318.68,-142.7 L1)*** subnet # 15
HATCH OUTLINE(1148.23,510.16 L1) HATCH OUTLINE(1802.6,-1606.83 L1) HATCH OUTLINE(743.65,-7.37 L2) HATCH OUTLINE(360.06,151.04 L2) HATCH OUTLINE(959.05,829.38 L2) HATCH OUTLINE(1665.3,-1492.41 L2) C7.2 J1.49 J3.7 C1.1 R5.2 R12.2 J1.48 J1.38 C2.2 J1.51 U1.14 C4.2 U2.9 C3.2 R4.2 R6.2 VIA(222.71,72.8 L1) U2.8 C5.2 U1.6 VIA(252.42,176.48 L1) C6.2 J1.52 R8.2 J1.50 VIA(639.32,227.69 L1) R14.2 J1.29 VIA(366.45,619.01 L1) R3.2 J1.37 VIA(490.9,592.96 L1) J3.5 U1.13 VIA(1143.23,-376.66 L1) VIA(-871.09,-351.53 L1) VIA(-666.43,-347.94 L1) VIA(-389.95,-351.53 L1) VIA(-34.48,-344.35 L1) VIA(382.02,-344.35 L1) VIA(798.53,-355.12 L1) VIA(1318.68,-242.7 L1) VIA(-687.97,-82.23 L1) VIA(-422.27,-82.23 L1) VIA(-924.47,46.61 L1) VIA(-425.86,161.93 L1) VIA(1318.79,168.21 L1) VIA(1411.19,175.6 L1) VIA(49.17,1363.2 L1) VIA(153.64,1361.19 L1) VIA(515.25,1377.26 L1) VIA(659.9,1375.25 L1) VIA(790.48,1375.25 L1) VIA(47.16,1489.76 L1) VIA(364.58,1499.81 L1) VIA(497.17,1499.81 L1) VIA(645.84,1501.82 L1) VIA(-519.21,1608.93 L1)
VIA(798.52,1499.81 L1)*** subnet # 2
VIA(157.65,1493.78 L1)*** subnet # 3
VIA(-902.4,1369.36 L1)*** subnet # 4
VIA(-906.1,1162.39 L1)*** subnet # 5
VIA(-906.1,984.99 L1)*** subnet # 6
VIA(-909.79,755.85 L1)*** subnet # 7
VIA(-913.49,556.28 L1)*** subnet # 8
VIA(-917.19,375.18 L1)*** subnet # 9
VIA(-924.47,246.61 L1)*** subnet # 10
VIA(-677.2,151.15 L1)*** subnet # 11
VIA(-924.47,146.61 L1)*** subnet # 12
VIA(1318.68,57.3 L1)*** subnet # 13
VIA(1318.68,-42.7 L1)*** subnet # 14
VIA(1318.68,-142.7 L1)*** subnet # 15
HATCH OUTLINE(1148.23,510.16 L1) HATCH OUTLINE(1802.6,-1606.83 L1) HATCH OUTLINE(743.65,-7.37 L2) HATCH OUTLINE(360.06,151.04 L2) HATCH OUTLINE(959.05,829.38 L2) HATCH OUTLINE(1665.3,-1492.41 L2) C7.2 J1.49 J3.7 C1.1 R5.2 R12.2 J1.48 J1.38 C2.2 J1.51 U1.14 C4.2 U2.9 C3.2 R4.2 R6.2 VIA(222.71,72.8 L1) U2.8 C5.2 U1.6 VIA(252.42,176.48 L1) C6.2 J1.52 R8.2 J1.50 VIA(639.32,227.69 L1) R14.2 J1.29 VIA(366.45,619.01 L1) R3.2 J1.37 VIA(490.9,592.96 L1) J3.5 U1.13 VIA(1143.23,-376.66 L1) VIA(-871.09,-351.53 L1) VIA(-666.43,-347.94 L1) VIA(-389.95,-351.53 L1) VIA(-34.48,-344.35 L1) VIA(382.02,-344.35 L1) VIA(798.53,-355.12 L1) VIA(1318.68,-242.7 L1) VIA(-687.97,-82.23 L1) VIA(-422.27,-82.23 L1) VIA(-924.47,46.61 L1) VIA(-425.86,161.93 L1) VIA(1318.79,168.21 L1) VIA(1411.19,175.6 L1) VIA(49.17,1363.2 L1) VIA(153.64,1361.19 L1) VIA(515.25,1377.26 L1) VIA(659.9,1375.25 L1) VIA(790.48,1375.25 L1) VIA(47.16,1489.76 L1) VIA(364.58,1499.81 L1) VIA(497.17,1499.81 L1) VIA(645.84,1501.82 L1) VIA(-519.21,1608.93 L1)
最好发个文件看看这个什么也看不出来啊你检查你的地是不是出现孤岛了出现了孤岛就可能与其他相同网络断开了错误可能就那么几个然后会报很多的错
怎样查孤岛?
就得自己仔细看图从左到右从上到下先显示top再显示bottom看看灌铜后上下通不通看看左右附近的灌铜通不通就这么干just do it
在你有错误的地方分别显示top bottom然后分析错误在那里像灌地出现的问题需要你自己认真检查的有时候需要你走线重新修改 或者微调有时候也需要你挪动一下器件位置
还有一个可能的错误是默认灌铜区 铜皮要和via只有4个连接的少于4个通常好像也会报错的
你要不发文件就发个错误截图吧分别只显示top的和只显示bottom的
先谢谢你,我是这样的,PCB做好后,DRC都通过后,我改动OPTION-》Thermals->pad shape: 由Diagonal改为Flood over,后在FLOOD后,在DRC,就出这样的错。
不好意思,我不会接图。
最好不要乱改 这个我重来没改过都是按照默认的值具体更改了会有什么结果我也没试过用的熟悉的高手指点一二
射频工程师养成培训教程套装,助您快速成为一名优秀射频工程师...
天线设计工程师培训课程套装,资深专家授课,让天线设计不再难...
上一篇:各位朋友.如果知道的话教我.谢谢
下一篇:专业philips、TI、MTK、 展讯平台,中高端手机设计,同行来报个名
射频和天线工程师培训课程详情>>