• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > ADS > ADS FAQ > Plugged via support in EM setup

Plugged via support in EM setup

录入:edatop.com    点击:

Substrate editor allows to setup plated, plugged vias but the EM simulator says that it currently doesn't implement plated vias and plating will be ignored. Has anyone seen this? Is there something I need to set in the EM setup?


附图/附件


Capture1.PNG

Plated vias are only supported by PiPro; see this info from the documentation:

Substrate Definitions Supported by EM Simulators

MomentumFEMPIProSIPro

Slot layer

SupportedSupportedNANA

Svensson/Djordjevic dielectric model

SupportedSupportedSupportedSupported

Plated via

NANA

Supported
for PI-DC

NA

Surface impedance conductor model incl. skin effect (sheet/thick)

SupportedSupportedSupportedSupported

Field modeling of conductor (Meshed interior)

NASupportedNANA

Conductor roughness model (surface top/bottom)

SupportedNANAPartially supported (traces only

Conductor roughness model (via sides)

SupportedNANANA

Thanks for the response. Even though plating is not supported, the vias are conducting I assume. Otherwise, EM simulation would be incorrect on a substrate with more than one layer. So what is set for the via wall - perfect conductor, copper, what thickness if copper?

申明:网友回复良莠不齐,仅供参考。如需专业帮助,请学习易迪拓培训专家讲授的ADS视频培训课程

上一篇:OOK modulation in ADS
下一篇:Schematics for non available ICs in the ADS library.

ADS培训课程推荐详情>>

  网站地图