Changing seed for $random in Verilog-A has no effect

Hello,

Ihave writtena basic verilog-a file that I am using in an ADS transient simulation to generate a randomvoltage. It works as expected except for when I change the seed the output from one seed to the next remains the same. I have even manually entered the seed rather than using a parameter but this has no effect. Why is the output of the simulation not changing when I change the seed? Below is the code,

`include "disciplines.vams"
`include "constants.vams"

module my_random_number(p, n);
inout p,n;
voltage p,n;

parameter integer nSeed = 12345;

analog begin
V(p) <+ V(n) + $random(nSeed);
end

endmodule

申明：网友回复良莠不齐，仅供参考。如需专业帮助，请学习易迪拓培训专家讲授的ADS视频培训课程。