- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
Problem to import HSPICE model into ADS
录入:edatop.com 点击:
Hi,
I want to simulate the signal integrity of a gigabit tranceiver connection between two virtex 7 fpgas with Agilent ADS.
From our layout tool (Zuken) I get following HSPICE model of the board connection:
************************************************** **************************
* Netlist
************************************************** **************************
.subckt tmp_net tmp_in tmp_out
* Transmission line models
.model DSP1_RAM4_DQ W MODELTYPE=RLGC N=1
+ Lo=4.0055181e-007
+ Co=1.0270473e-010
+ Ro=6.9803922
+ Go=1.0732256e-011
+ Rs=0.001481472
+ Gd=1.0732256e-011
* Transmission lines
W_enet1:TL3 tmp_in GND tmp_out GND
+ RLGCmodel=DSP1_RAM4_DQ N=1 L=0.00070711
.end
This HSPICE model I want to import as a netlist into ADS. Following warning are displayed during reading the HSPICE model in ADS.
Netlist Translator (*) 370.600 Mar 3 2011
IFF translation log
Input format: HSPICE
Input filename: Y:\Sirius\HW\Digitale_HW\ExtBoard2\Board_Simulatio n\ADS_2011\models\test_HSPICE_tmp.sp
Output format: IFF file
Output filename: spice.iff
Special options:
Processing first line as comment.
Begin translation at Mon May 07 13:47:51 2012
Creating schematic with named connections.
Reading item definition file "C:\Agilent\ADS2011_01/config\spctoiff.cfg"
WARNING: Skipping unsupported model type "w", line #32.
WARNING: Skipping unrecognized element type: line #43, "w_enet1:tl3 tmp_in gnd tmp_out gnd rlgcmodel=dsp1_ram4_dq n=1 l=0.00070711".
WARNING: Schematic not created for subcircuit "tmp_net" with no translated components.
Translation completed at Mon May 07 13:47:51 2012.
================================================== ======================
End of Spice Translation Log file, beginning of IFF Translation Log File
================================================== ======================
Beginning IFF import
Processing IFF file: Y:\Sirius\HW\Digitale_HW\ExtBoard2\Board_Simulatio n\ADS_2011\B500R_wrk\spice.iff
WARNING Separator character missing from end of line (line 4):
WARNING No designs to create
IFF import complete
Warnings: 2
What is the reason for that? Does ADS don't understand the model typ 'w'?
Thank you in advance.
Kind regards
Peter
I want to simulate the signal integrity of a gigabit tranceiver connection between two virtex 7 fpgas with Agilent ADS.
From our layout tool (Zuken) I get following HSPICE model of the board connection:
************************************************** **************************
* Netlist
************************************************** **************************
.subckt tmp_net tmp_in tmp_out
* Transmission line models
.model DSP1_RAM4_DQ W MODELTYPE=RLGC N=1
+ Lo=4.0055181e-007
+ Co=1.0270473e-010
+ Ro=6.9803922
+ Go=1.0732256e-011
+ Rs=0.001481472
+ Gd=1.0732256e-011
* Transmission lines
W_enet1:TL3 tmp_in GND tmp_out GND
+ RLGCmodel=DSP1_RAM4_DQ N=1 L=0.00070711
.end
This HSPICE model I want to import as a netlist into ADS. Following warning are displayed during reading the HSPICE model in ADS.
Netlist Translator (*) 370.600 Mar 3 2011
IFF translation log
Input format: HSPICE
Input filename: Y:\Sirius\HW\Digitale_HW\ExtBoard2\Board_Simulatio n\ADS_2011\models\test_HSPICE_tmp.sp
Output format: IFF file
Output filename: spice.iff
Special options:
Processing first line as comment.
Begin translation at Mon May 07 13:47:51 2012
Creating schematic with named connections.
Reading item definition file "C:\Agilent\ADS2011_01/config\spctoiff.cfg"
WARNING: Skipping unsupported model type "w", line #32.
WARNING: Skipping unrecognized element type: line #43, "w_enet1:tl3 tmp_in gnd tmp_out gnd rlgcmodel=dsp1_ram4_dq n=1 l=0.00070711".
WARNING: Schematic not created for subcircuit "tmp_net" with no translated components.
Translation completed at Mon May 07 13:47:51 2012.
================================================== ======================
End of Spice Translation Log file, beginning of IFF Translation Log File
================================================== ======================
Beginning IFF import
Processing IFF file: Y:\Sirius\HW\Digitale_HW\ExtBoard2\Board_Simulatio n\ADS_2011\B500R_wrk\spice.iff
WARNING Separator character missing from end of line (line 4):
WARNING No designs to create
IFF import complete
Warnings: 2
What is the reason for that? Does ADS don't understand the model typ 'w'?
Thank you in advance.
Kind regards
Peter
申明:网友回复良莠不齐,仅供参考。如需专业帮助,请学习易迪拓培训专家讲授的ADS视频培训课程。
上一篇:waveport ads
下一篇:What does the colour of the spectrum represent in ADS?
ADS培训课程推荐详情>>
国内最全面、最专业的Agilent ADS培训课程,可以帮助您从零开始,全面系统学习ADS设计应用【More..】
- Agilent ADS教学培训课程套装
- 两周学会ADS2011、ADS2013视频教程
- ADS2012、ADS2013射频电路设计详解
- ADS高低阻抗线微带滤波器设计培训教程
- ADS混频器仿真分析实例视频培训课程
- ADS Momentum电磁仿真设计视频课程
- ADS射频电路与通信系统设计高级培训
- ADS Layout和电磁仿真设计培训视频
- ADS Workspace and Simulators Training Course
- ADS Circuit Simulation Training Course
- ADS Layout and EM Simulation Training Course
- Agilent ADS 内部原版培训教材合集