• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > ADS > ADS FAQ > Timestep errors when designing PLL in ADS

Timestep errors when designing PLL in ADS

录入:edatop.com    点击:
hi
i am currentlu doing a pll design in ads. I have done the same design in Microwave office and it worked. but the design in ads is giving some timestep errors. pls help.

if you r using the transient analysis in ads......change the time step to a lower value. it will work. i had the same problem.

thanks....it improves the situation a little. thanks a lot

申明:网友回复良莠不齐,仅供参考。如需专业帮助,请学习易迪拓培训专家讲授的ADS视频培训课程

上一篇:How to set the vias in ADS
下一篇:ads_docu.pdf

ADS培训课程推荐详情>>

  网站地图