- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
基于FPGA和ARM的数字存储示波器控制系统的设计
录入:edatop.com 点击:
基于FPGA和ARM的数字存储示波器控制系统的设计
内容简介:本数字示渡器以FPGA和ARM9(S3C2410)为核心芯片,由输入信号调制、触发控制、数据采集、数据处理、波形显示和操作面板等功能模块组成;既具有一般示波器实时采样的功能,还具有等效采样和预触发的功能;在显示上以LCD触摸屏的方式,通过ARM9与FPGA的通讯能在LCD800×480上显示被测信号的频率和扫描速度等;设计中采用模块化设计方法,并使用了多种EDA工具,提高了设计的效率.
Abstract:This digital oscillograph used FPGA and ARM9 (S3C2410) as its core chip, including channel introduction process, trigger controller, data sampling, data processing, waveform display and operating panel. It not only has the function of real-time sampling, but also has the function of real time sampling and pre-trigger control. It use LCD and touch screen to display. Through the communicate between FPGA and ARM9, the frequency and rate can be displayed on LCD800 ± 480. The system applied modularization design method and used manifold tools of EDA, which make the design more efficient.
作者:李仪, 潘佑华,
关键词:数字示波器, 实时采样, 等效采样, A/D、D/A转换, 触发控制
上一篇:虚拟示波器在MSO混合测试中的实践应用
下一篇:高速数字示波器的设计