• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Altium Designer和Protel > 工程编译出错,何解

工程编译出错,何解

录入:edatop.com     点击:

[Warning] FPGA.SCHDOC Compiler Net DAI8 has no driving source (Pin U4-70,Pin U8-64,Pin U10-11) 15:39:41 2009-3-17 549
[Warning] FPGA.SCHDOC Compiler Net DAI6 has no driving source (Pin U4-64,Pin U8-77,Pin U10-10) 15:39:41 2009-3-17 550
[Warning] Analog.SCHDOC Compiler Net AD1_CI1 has no driving source (Pin U2A-18,Pin U8-161) 15:39:41 2009-3-17 551
[Warning] Analog.SCHDOC Compiler Net AD1_CI0 has no driving source (Pin U2A-63,Pin U8-106) 15:39:41 2009-3-17 552
[Warning] FPGA.SCHDOC Compiler Net NetR66_1 has no driving source (Pin R66-1,Pin U10-13) 15:39:41 2009-3-17 553
[Warning] FPGA.SCHDOC Compiler Net NetR67_1 has no driving source (Pin R67-1,Pin U10-8) 15:39:41 2009-3-17 554
[Warning] Analog.SCHDOC Compiler Net NetR1_1 has no driving source (Pin R1-1,Pin R3-1,Pin U1A-8) 15:39:41 2009-3-17 555
[Warning] Analog.SCHDOC Compiler Net NetR7_1 has no driving source (Pin R7-1,Pin R8-1,Pin U1A-1) 15:39:41 2009-3-17 556
[Warning] Analog.SCHDOC Compiler Net NetR14_1 has no driving source (Pin R14-1,Pin R16-1,Pin U3A-8) 15:39:41 2009-3-17 557
[Warning] Analog.SCHDOC Compiler Net NetR19_1 has no driving source (Pin R19-1,Pin R21-1,Pin U3A-1) 15:39:41 2009-3-17 558
[Error] 主板框图.Prj Compiler Duplicate Net Names Wire GND 15:39:41 2009-3-17 559
[Error] 主板框图.Prj Compiler Duplicate Net Names Wire TCK 15:39:41 2009-3-17 560
[Error] 主板框图.Prj Compiler Duplicate Net Names Wire TDI 15:39:41 2009-3-17 561
[Error] 主板框图.Prj Compiler Duplicate Net Names Wire TDO 15:39:41 2009-3-17 562
[Error] 主板框图.Prj Compiler Duplicate Net Names Wire TMS 15:39:41 2009-3-17 563

尤其是最后几个错误,不知道什么意思。在主板框图.prj中根本就没有GND TCK TDI等信号

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:我谈谈为什么要推荐一些朋友用AD6欢迎大家砸砖
下一篇:请再帮忙看看元件,实属着急.疯等.....

PCB设计培训课程推荐详情>>

  网站地图