- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
ForwardAnnotation.txt 哪里有错误
Forward Annotation
------------------
10:19 PM Thursday, May 05, 2011
Job Name: C:\WDIR\MyPrj\NIOS\NIOSii\PCB\NIOS.pcb
Version: 01.01.00
The PDBs listed in the project file will be searched to satisfy the parts
requirements of the iCDB only for parts not already found in the
Target PDB.
The schematic source is a Common Data Base.
The AllowAlphaRefDes status indicates that reference
designators containing all alpha characters should be deleted
and the relevant symbols repackaged.
Common Data Base has been read
Target PDB Name: Work\Layout_Temp\PartsDB.pdb
Number of Part Numbers: 20
Part Numb: AMS1117 -> Vend Part: AMS1117
Part Numb: Cap220UF -> Vend Part: Cap220UF
Part Numb: Cap0805 -> Vend Part: Cap0805
Part Numb: Cap1210 -> Vend Part: Cap1210
Part Numb: Cry_50M -> Vend Part: Cry_50M
Part Numb: DC_POWER -> Vend Part: DC_POWER
Part Numb: EPCS4SI8 -> Vend Part: EPCS4SI8
Part Numb: EP2C8Q208 -> Vend Part: EP2C8Q208
Part Numb: FB -> Vend Part: FB
Part Numb: Header10 -> Vend Part: Header10
Part Numb: Header25x2 -> Vend Part: Header25x2
Part Numb: IS61LV25616AL -> Vend Part: IS61LV25616AL
Part Numb: JS28F320J3D -> Vend Part: JS28F320J3D
Part Numb: K4S281632K -> Vend Part: K4S281632K
Part Numb: LED -> Vend Part: LED
Part Numb: Res0805 -> Vend Part: Res0805
Part Numb: SMB -> Vend Part: SMB
Part Numb: SW -> Vend Part: SW
Part Numb: SW_90 -> Vend Part: SW_90
Part Numb: SW4 -> Vend Part: SW4
Number of Part Names: 0
Number of Part Labels: 0
Checking for value differences between symbol properties and PartsDB properties
Checking the validity of the packaging of prepackaged schematic
symbols. Only the first error in symbols having the same
Reference Designator will be reported.
The packaging of all prepackaged schematic symbols is consistent
with the Parts DataBase data for the cross mapping of
symbol pin names to Part Number pin numbers.
Symbols that were not prepackaged will now be packaged correctly.
No errors in Existing Schematic Packaging.
The Common DataBase has been read and will be packaged.
Clustering 109 Symbols:
109 ********
100 **************************************************
50 **************************************************
Clustering is Complete
Packager Assignments successfully completed
187 nets were found containing 676 pins
101 components were found
WARNING: Cell could not be found in the CellDB for
Part Number K4S281632K.
WARNING: Cell could not be found in the CellDB for
Part Number IS61LV25616AL.
2 Pin application warnings found as noted above.
Creating a formatted Schematic Netlist (LogFiles\SchematicNetlist.txt)...
A formatted Schematic Netlist has been created.
The Logic DataBase has been compiled from the Schematic Design.
Use Netload to bring the Component Design into sync.
This Logic Data was Compiled with 2 warnings.
Erroneous results may occur if not fixed.
NetLoad
-------
10:19 PM Thursday, May 05, 2011
Job Name: C:\WDIR\MyPrj\NIOS\NIOSii\PCB\NIOS.pcb
Version: 02.11.12
Netloading the Layout. Unused components will be changed to spares.
Unconnected pins will be set to net "(Net0)".
Schematic reference designator changes will be forward annotated.
"C17" is being converted from a spare to a "Cap0805" part.
Netload completed successfully with 0 warning(s).
Back Annotating...
Updating Logic Database...
Version: 99.00.05
No changes made to Existing Schematic Packaging.
There is no symbol data to be back annotated to the schematic source.
The Logic DataBase has been updated and the Common DataBase has
automatically been brought into sync with the Logic DataBase.
Please proceed with your design.
Finished updating the Logic Database.
Creating a formatted Schematic Netlist (LogFiles\AfterBakAnnoNetlist.txt)...
A formatted Schematic Netlist has been created.
Creating a new netlist text file (LogFiles\KeyinNetList.txt)
from the Logic Database (Work\Layout_Temp\LogicDB.lgc)...
A new netlist text file has been generated.
Beginning Netload on the Layout Design.
---------------------------------------------------
Forward-Annotation on the Layout Design has been successfully completed.
There were 0 reassignments of nets.
There were 0 traces broken back.
There were 0 nets removed from the Layout Design.
这是一个forward 的log, 是什么原因不能Foreard 呢?
WARNING: Cell could not be found in the CellDB for
Part Number K4S281632K.
6 ~; Q) i7 @9 ^: i0 S, c* c
WARNING: Cell could not be found in the CellDB for6 ^+ {. Z. ~+ T
Part Number IS61LV25616AL.
这2个元件是不是在原理图里面更改了part number。导致LIB中不能调入?
Cadence Allegro 培训套装,视频教学,直观易学
上一篇:请教Xtreme Design Session 中的RSCM问题
下一篇:7.9.3系统太霸道了如何实现完全的手动拉线?