• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Orcad技术问题 > 帮偶分析分析为何不能生成网络表

帮偶分析分析为何不能生成网络表

录入:edatop.com     点击:
偶是第一次 capture,生成网络表的时候的时候出现如下错误
E:\CANDENCE\练习\ALLEGRO
Configuration File:
C:\Cadence\SPB_15.5\tools\capture\allegro.cfg
Spawning... "C:\Cadence\SPB_15.5\tools\capture\pstswp.exe" -pst -d "E:\candence\练习\2440mornitoring.dsn" -n "E:\CANDENCE\练习\ALLEGRO" -c "C:\Cadence\SPB_15.5\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
#1 Warning [ALG0047] "No_connect" property on Pin "P1.8" ignored for P1: SCHEMATIC1, 13)URAT (7.90, 1.20). Connecting pin to net "N16811229".
#2 Warning [ALG0047] "No_connect" property on Pin "P2.7" ignored for P2: SCHEMATIC1, 13)URAT (7.90, 3.60). Connecting pin to net "N16811584".
#3 Warning [ALG0047] "No_connect" property on Pin "P1.7" ignored for P1: SCHEMATIC1, 13)URAT (7.90, 1.20). Connecting pin to net "N16811225".
#4 Warning [ALG0047] "No_connect" property on Pin "P2.8" ignored for P2: SCHEMATIC1, 13)URAT (7.90, 3.60). Connecting pin to net "N16811590".
#5 Warning [ALG0016] Part Name "CAP PN_C100UP-6.3V-SMT-S_100UF/6.3V" is renamed to "CAP PN_C100UP-6.3V-SMT-S_100UF/".
#6 Warning [ALG0016] Part Name "CAP PN_C100UP-6.3V-SMT-S_10UF/10V" is renamed to "CAP PN_C100UP-6.3V-SMT-S_10UF/1".
#7 Warning [ALG0016] Part Name "CAP PN_C100UP-6.3V-SMT-S_100U/6.3V" is renamed to "CAP PN_C100UP-6.3V-SMT-S_100U/6".
#8 Warning [ALG0016] Part Name "CAP PN_C100UP-6.3V-SMT-S_220UF/4V" is renamed to "CAP PN_C100UP-6.
3V-SMT-S_220UF/".
#9 Warning [ALG0016] Part Name "SINGLE_PORTS_COMBO_0_RJ-45B_HR901103A" is renamed to "SINGLE_PORTS_COMBO_0_RJ-45B_HR9".
#10 Warning [ALG0016] Part Name "UCDRAGON LCD CONNECTOR_0_SIDC50_IDC50-2.00MM" is renamed to "UCDRAGON LCD CONNECTOR_0_SIDC50".
#11 Warning [ALG0016] Part Name "CON IDE44-2MM_0_SIDC44_IDC44-2MM" is renamed to "CON IDE44-2MM_0_SIDC44_IDC44-2M".
#12 Warning [ALG0016] Part Name "CON_USB_B_0_USB-B2_USB_HOST_PORT" is renamed to "CON_USB_B_0_USB-B2_USB_HOST_POR".
#13 Warning [ALG0016] Part Name "USBPORT_1_USB-B1_USB_DEVICE_PORT" is renamed to "USBPORT_1_USB-B1_USB_DEVICE_POR".
#14 Warning [ALG0016] Part Name "IDC20 MULTI-ICE_0_20PIN2_IDC20-2.54MM" is renamed to "IDC20 MULTI-ICE_0_20PIN2_IDC20-".
#15 Warning [ALG0016] Part Name "DIODE SCHOTTKY_1_MBRS340_MBRS340" is renamed to "DIODE SCHOTTKY_1_MBRS340_MBRS34".
#16 Warning [ALG0016] Part Name "HEADER 20_0_SIDC20_CAMERA_EXTEND" is renamed to "HEADER 20_0_SIDC20_CAMERA_EXTEN".
#17 Warning [ALG0016] Part Name "PHONEJACK STERE
O SW_EARPHONE2_MICROPHONE_CN" is renamed to "PHONEJACK STEREO SW_EARPHONE2_M".
#18 Warning [ALG0016] Part Name "PHONEJACK STEREO SW_EARPHONE2_EARJACK" is renamed to "PHONEJACK STEREO SW_EARPHONE2_E".
#19 Warning [ALG0016] Part Name "MAX232_1_MAX3232ESA-SO16_MAX3232C" is renamed to "MAX232_1_MAX3232ESA-SO16_MAX323".
#20 Warning [ALG0016] Part Name "IRMS6452 VISHAY_IRMS6452_IRMS6452" is renamed to "IRMS6452 VISHAY_IRMS6452_IRMS64".
#21 Warning [ALG0016] Part Name "DM9000A LQFP48_0_DM9161E-QFP48_DM9000AE" is renamed to "DM9000A LQFP48_0_DM9161E-QFP48_".
#22 Warning [ALG0016] Part Name "74ALVC164245_8_TSSOP48_74LVCH162245" is renamed to "74ALVC164245_8_TSSOP48_74LVCH16".
#23 Warning [ALG0016] Part Name "74ALVC164245_1_74LVTH162245-TSSOP48_74LVCH162245" is renamed to "74ALVC164245_1_74LVTH162245-TSS".
#24 Warning [ALG0016] Part Name "MIC5207BM5_MIC_LDO_5_MIC5207-2.5BM5" is renamed to "MIC5207BM5_MIC_LDO_5_MIC5207-2.".
#25 Warning [ALG0016] Part Name "MIC5207BM5_MIC_LDO_5_MIC5207-1.8BM5" is renamed to "MIC5
207BM5_MIC_LDO_5_MIC5207-1.".
#26 Warning [ALG0016] Part Name "UDA1341TS_UDA1341TS-SSOP28_UDA1341TS" is renamed to "UDA1341TS_UDA1341TS-SSOP28_UDA1".
#27 Warning [ALG0016] Part Name "LP3965ES-ADJ_0_TO263-5_MIC29152BU" is renamed to "LP3965ES-ADJ_0_TO263-5_MIC29152".
#28 Warning [ALG0016] Part Name "74ALVC164245_8_74LVTH162245-TSSOP48_74LVCH162245" is renamed to "74ALVC164245_8_74LVTH162245-TSS".
#29 Warning [ALG0016] Part Name "EZ1117X/SOT223_0_LD-2.5V-SOT23_LM1117-ADJ" is renamed to "EZ1117X/SOT223_0_LD-2.5V-SOT23_".
#30 Warning [ALG0016] Part Name "K4S561632C_0_K4S561632E-TSOP54_K4S561632C-TC75 (32MB)" is renamed to "K4S561632C_0_K4S561632E-TSOP54_".
#31 Warning [ALG0016] Part Name "K9F2808/1208_0_SST39VF1601-TSOP48A_K9F2808/5608/1208" is renamed to "K9F2808/1208_0_SST39VF1601-TSOP".
#32 Warning [ALG0016] Part Name "XTAL-SMD2_XTAL_HC49SMT_25.000MHZ" is renamed to "XTAL-SMD2_XTAL_HC49SMT_25.000MH".
Scanning netlist files ...
Loading... E:\CANDENCE\练习\ALLEGRO/pstchip.dat
Loading... E:\CANDENCE\练
癨ALLEGRO/pstchip.dat
Loading... E
:\CANDENCE\练习\ALLEGRO/pstxprt.dat
Loading... E:\CANDENCE\练习\ALLEGRO/pstxnet.dat
Error: Line 443 in file E:\CANDENCE\练习\ALLEGRO/pstxnet.dat:
   Could not create new pin inst <logicalPinName>  
Detected in function: pstReadNodeSec
Error: Line 443 in file E:\CANDENCE\练习\ALLEGRO/pstxnet.dat:
   Error loading the net list file  
Detected in function: ddbLoadPstXFiles
#33 Error   [ALG0036] Unable to read logical netlist data.
Exiting... "C:\Cadence\SPB_15.5\tools\capture\pstswp.exe" -pst -d "E:\candence\练习\2440mornitoring.dsn" -n "E:\CANDENCE\练习\ALLEGRO" -c "C:\Cadence\SPB_15.5\tools\capture\allegro.cfg

小编不能有中文呀

改过后还是出现同样的错误,不知道元件的封装和capture里的图如何对应起来,好象我随便用一个封装名字都可以

对呀,我们从库里面选择一个元件后,那元件本身有一个默认的封装,如果我想改成适合自己的封装,直接电击part property后在footprint里面填写一个封装后,就会出现好多这样的warnings,
这个问题该怎么解决呀,小编,你出找吧,兄弟都等你救命呢!

早上以来就看这一串,头痛的呢

这样吧,一类一类的来分析。
#1 Warning [ALG0047] "No_connect" property on Pin "P1.8" ignored forP1: SCHEMATIC1, 13)URAT (7.90, 1.20). Connecting pin to net "N16811229".
ALG0047,这个警告基本可以忽略;造成这个问题的原因是,设计之初先对器件相关的管脚上加上'X'(也就是NC符号),更新设计的过程又对管脚做了连接处理;但是后面的连接处理没有去掉管脚的NC属性,不信的话把那个管脚上的net删掉看看。
解决办法很简单,对这些管脚再做一次NC

#5 Warning [ALG0016] Part Name "CAP PN_C100UP-6.3V-SMT-S_100UF/6.3V" is renamed to "CAP PN_C100UP-6.3V-SMT-S_100UF/".
这个警告不可避免,allegro对相关的属性名称进行合并,超过一定数量的字符就截掉;在命名规范的前提下就不考虑这个警告了。
无法根治

这个#2 Warning [ALG0016] Part Name
之类的错误在于你建立元件原理图的时候你的原件Value值太长了超过32个字符,从而使系统在进行命名规范的时候溢出,而出错,很简单的,只写关键元件名,比如
A2541P10_HDR2X5-100MIL_2X5 HEADER" is renamed to "A2541P10_HDR2X5-100MIL_2X5 HEAD错误只需要
把2X5 HEADER更改为A2541P10,去除中间的空格即可.
Allegro对一些字符[例如"空格","小数点"等等]很在意,可以参阅相关文档的描述.

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:Multiple Hierarchical Ports of same name exist across Hierarchical Blocks.
下一篇:关于SPB16.2中的ORCAD问题

PCB设计培训课程推荐详情>>

  网站地图