首页 > 电子设计 > PCB设计 > Orcad技术问题 > DRC错误求救-DRC0039

DRC错误求救-DRC0039

录入：edatop.com 点击：

有一个项目文件，已经画好，出过网表，画好PCB。现在要交给其他人稍微修改一下，发现同样的文件（没有修改过），orCAD在DRC的时候出现了DRC0039的错误。
具体情况是：项目采用层次原理图设计的方法，所有的错误都出现在顶层原理图上，是总线有关的错误。
具体错误信息：
Checking Schematic: 00_SYSTEM
--------------------------------------------------
Checking Electrical Rules
Checking for Unconnected Nets
Checking Off-Page Connections
Checking Pin to Port Connections
Checking for Invalid References
Checking for Duplicate References
Reporting Off-Grid Objects
Checking Visible Unconnected Power Pins
Checking Misleading Tap connection
ERROR:  [DRC0039]  Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR15
                  00_SYSTEM, 2_BLOCK  (276.86, 25.40)
ERROR:  [DRC0039]  Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR14
                  00_SYSTEM, 2_BLOCK  (276.86, 25.40)
ERROR:  [DRC0039]  Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR13
                  00_SYSTEM, 2_BLOCK  (276.86, 25.40)
ERROR:  [DRC0039]  Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR12
                  00_SYSTEM, 2_BLOCK  (276.86, 25.40)
。
============================================================================================
官方文档的解释：
[DRC0039] Tap may not be connected with the bus Check Entire net.
Design Rule Check detected a net physically connected to a bus with a different base name than the net itself. To solve this problem, make sure that the Tap is property connected to the bus.
==============================================================================================
错误处截图：

==============================================================================================
注：
顶层原理图上的大部分总线均出现这样的错误，仅有一条总线没有问题。
==============================================================================================
希望遇到过或者知道这种问题的大侠们多多指教。
==========================================
新发现：DRC，发现和这个选项有关：Report misleading tap connections
如下图：
原来是勾选的，就有以上错误，现在不它取消后就没有这样的错误了，请知道内幕的高手指教下。