• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Orcad技术问题 > allegro design entry HDL打开文件报错,求指点

allegro design entry HDL打开文件报错,求指点

录入:edatop.com     点击:
allegro design entry HDL打开文件报错,提示如下
csnetlister 16.6-p001 (v16-6-112A) 9/10/2012
Info: Cell 'r' not found in library 'analog'. The cell is being used from library rf_comp_lib.
Error:  Error occured while reading the following pc.db file in design 'sn5'
Ensure that the library 'pspice_elem' contains the cell 'capacitor' in the physical library folder. Also ensure that the logical library name is present in the .cpm and cds.lib files and does not contain any uppercase letters.
Info: Cell 'c' not found in library 'analog'. The cell is being used from library rf_comp_lib.
Netlist Log File: temp/csnetlister.log
csnetlister.exe exited with errors.
求大神指点要怎么办?

capacitor,应该是这个CAE symbol有问题,看看analog库中是不是没有包含,或者器件有问题。

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:原理图设计时右键定义元器件属性界面中current properties的下拉选项都不见了?
下一篇:orcad中如何设置多次撤消

PCB设计培训课程推荐详情>>

  网站地图