• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Orcad技术问题 > ORCAD中这样加的测试点(TEST POINT)为什么会有警告?

ORCAD中这样加的测试点(TEST POINT)为什么会有警告?

录入:edatop.com     点击:
[DRC0011]   Reference is invalid for this part A2.5V:  SCHEMATIC1, FPGA电源1  (3.80, 3.60)
[DRC0011]   Reference is invalid for this part D2.5V:  SCHEMATIC1, FPGA电源1  (6.40, 0.40)
[DRC0011]   Reference is invalid for this part A1.8V:  SCHEMATIC1, FPGA电源1  (3.80, 2.50)
[DRC0011]   Reference is invalid for this part D1.2V:  SCHEMATIC1, FPGA电源1  (6.40, 2.80)
[DRC0011]   Reference is invalid for this part A3.3V:  SCHEMATIC1, FPGA电源1  (1.60, 2.50)
[DRC0011]   Reference is invalid for this part D1.8V:  SCHEMATIC1, FPGA电源1  (6.40, 1.60)
[DRC0011]   Reference is invalid for this part D3.3V:  SCHEMATIC1, FPGA电源1  (3.00, 1.40)
[DRC0011]   Reference is invalid for this part D3V:  SCHEMATIC1, FPGA电源1  (3.00, 0.30)
[DRC0011]   Reference is invalid for this part TDI:  SCHEMATIC1, FPGA配置  (5.10, 2.60)
[DRC0011]   Reference is invalid for this part TMS:  SCHEMATIC1, FPGA配置  (4.40, 1.10)
[DRC0011]   Reference is invalid for this part TD  SCHEMATIC1, FPGA配置  (4.00, 1.20)
[DRC0011]   Reference is invalid for this part PORGB:  SCHEMATIC1, FPGA配置  (0.70, 0.80)
[DRC0011]   Reference is invalid for this part TCK:  SCHEMATIC1, FPGA配置  (4.80, 1.00)
[DRC0011]   Reference is invalid for this part CCLK:  SCHEMATIC1, FPGA配置  (3.60, 1.80)
[DRC0011]   Reference is invalid for this part RESB:  SCHEMATIC1, FPGA配置  (4.10, 5.50)
[DRC0011]   Reference is invalid for this part DACLKP:  SCHEMATIC1, FPGA_DA1  (1.60, 0.40)
[DRC0011]   Reference is invalid for this part IQ:  SCHEMATIC1, FPGA_DA1  (2.80, 4.50)
[DRC0011]   Reference is invalid for this part DAPD:  SCHEMATIC1, FPGA_DA1  (5.40, 5.00)
[DRC0011]   Reference is invalid for this part DACLKN:  SCHEMATIC1, FPGA_DA1  (1.40, 0.30)
[DRC0011]   Reference is invalid for this part ACOSQ:  SCHEMATIC1, FPGA_DA2  (8.50, 1.60)
[DRC0011]   Reference is invalid for this part ACOSI:  SCHEMATIC1, FPGA_DA2  (8.50, 4.80)
[DRC0011]   Reference is invalid for this part AINN:  SCHEMATIC1, FPGA_AD  (5.20, 6.30)
[DRC0011]   Reference is invalid for this part VREEN:  SCHEMATIC1, FPGA_AD  (6.20, 4.90)
[DRC0011]   Reference is invalid for this part AINP:  SCHEMATIC1, FPGA_AD  (5.20, 4.20)
[DRC0011]   Reference is invalid for this part VMID:  SCHEMATIC1, FPGA_AD  (6.20, 4.40)
[DRC0011]   Reference is invalid for this part VREEP:  SCHEMATIC1, FPGA_AD  (6.20, 3.90)

谁来指点一下,这个是什么错误?

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:怎么把原理图里的元件part存到库文件里?
下一篇:orcad的原理图转POWERLOI0GIC?

PCB设计培训课程推荐详情>>

  网站地图