- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
orcad 轉allegro出現的error
Cadence Design Systems, Inc. netrev 15.1 Mon Dec 27 16:23:17 2004(C) Copyright 2002 Cadence Design Systems, Inc.
------ Directives ------
RIPUP_ETCH FALSE;RIPUP_SYMBOLS NEVER;MISSING SYMBOL AS ERROR FALSE;SCHEMATIC_DIRECTORY 'E:\Work\y1-PSpiceFiles\allegro';BOARD_DIRECTORY '';OLD_BOARD_NAME 'y1.brd';NEW_BOARD_NAME 'y1.brd';
CmdLine: netrev -$ -5 -i E:\Work\y1-PSpiceFiles\allegro -y 3 E:\TASK\FEELING_HUANG\V40051\BRD\#Taaaaaa01668.tmp
------ Preparing to read pst files ------
Starting to read E:/Work/y1-PSpiceFiles/allegro/pstchip.dat Finished reading E:/Work/y1-PSpiceFiles/allegro/pstchip.dat (00:00:00.00)Starting to read E:/Work/y1-PSpiceFiles/allegro/pstxprt.dat Finished reading E:/Work/y1-PSpiceFiles/allegro/pstxprt.dat (00:00:00.00)Starting to read E:/Work/y1-PSpiceFiles/allegro/pstxnet.dat Finished reading E:/Work/y1-PSpiceFiles/allegro/pstxnet.dat (00:00:00.00)
------ Oversights/Warnings/Errors ------
#1 ERROR(302) Device library error detected.
Problems with device '74LS74A_DIP.100/14/W.300/L.800_'. JEDEC_TYPE property 'DIP.100/14/W.300/L.800' is illegal: 'Package name is not legal.'.
Device '74LS74A_DIP.100/14/W.300/L.800_' has library errors. Unable to transfer to Allegro.
------ Summary Statistics ------
#2 ERROR(102) Run stopped because errors were detected
netrev run on Dec 27 16:23:17 2004 DESIGN NAME : 'Y1' PACKAGING ON Oct 29 2003 09:48:42
COMPILE 'logic' CHECK_PIN_NAMES OFF CROSS_REFERENCE OFF FEEDBACK OFF INCREMENTAL OFF INTERFACE_TYPE PHYSICAL MAX_ERRORS 500 MERGE_MINIMUM 5 NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|' NET_NAME_LENGTH 24 OVERSIGHTS ON REPLACE_CHECK OFF SINGLE_NODE_NETS ON SPLIT_MINIMUM 0 SUPPRESS 20 WARNINGS ON
2 errors detected No oversight detected No warning detected
cpu time 0:00:03elapsed time 0:00:00
“Package name is not legal”
Cadence Allegro 培训套装,视频教学,直观易学
上一篇:谁知道PCBNavigator怎么用
下一篇:Orcad如何建立一个So28的封装