- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
DDB_ERROR如何解决
录入：edatop.com 点击：
我在生成网表时,产生如下错误信息,请高手指点如何解决
********************************************************************************** Netlisting the design *********************************************************************************Design Name:e:\69k\69k.dsnNetlist Directory:e:\69k\allegroConfiguration File:C:\Cadence\SPB_15.2\tools\capture\allegro.cfg
Spawning... "C:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "e:\69k\69k.dsn" -n "e:\69k\allegro" -c "C:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"#1 Warning [ALG0047] "No_connect" property on Pin "U2.R16" ignored for U2: SCHEMATIC1, PAGE1 (19.90, 4.05). Connecting pin to net "N05077".#2 Warning [ALG0047] "No_connect" property on Pin "U2.R2" ignored for U2: SCHEMATIC1, PAGE1 (19.90, 4.05). Connecting pin to net "CRTCLK".#3 Warning [ALG0047] "No_connect" property on Pin "U2.N4" ignored for U2: SCHEMATIC1, PAGE1 (19.90, 4.05). Connecting pin to net "CRTDAT".#4 Warning [ALG0016] Part Name "CAPACITOR POL_1_SMD7343C_47UF/10V" is renamed to "CAPACITOR POL_1_SMD7343C_47UF/1".#5 Warning [ALG0016] Part Name "CAPACITOR NON-POL_3_SM0603C_0.1UF" is renamed to "CAPACITOR NON-POL_3_SM0603C_0.1".#6 Warning [ALG0016] Part Name "MINIPCI_CARD1_0_MINIPCI_CARD1_MINIPCI_CARD1" is renamed to "MINIPCI_CARD1_0_MINIPCI_CARD1_M".#7 Warning [ALG0016] Part Name "MINIPCI_CARD2_0_MINIPCI_CARD2_MINIPCI_CARD2" is renamed to "MINIPCI_CARD2_0_MINIPCI_CARD2_M".Scanning netlist files ...Loading... e:\69k\allegro/pstchip.datLoading... e:\69k\allegro/pstchip.datLoading... e:\69k\allegro/pstxprt.dat#38 DDB_ERROR: Terminating character ':' not found on line 470. DDB_INF File e:\69k\allegro/pstxprt.dat not loaded.Error: Line 470 in file e:\69k\allegro/pstxprt.dat: Error loading the parts list file Detected in function: ddbLoadPstXFiles #8 Error [ALG0036] Unable to read logical netlist data.
Exiting... "C:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "e:\69k\69k.dsn" -n "e:\69k\allegro" -c "C:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
*** Done ***
