首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 导入网表出现在下面的问题！请教！

导入网表出现在下面的问题！请教！

录入：edatop.com 点击：

Tue Jun 23 17:25:37 2009 Page    1
Allegro NETLIST IN Log File
===========================================================
Netlist File Name: '96.txt'    Layout File Name: 'D:/cadence/unnamed.brd'
===========================================================
$PACKAGES
CON-1600R-04-SM！ 4 HEADER; J2
               ^
ERROR: Expected ';' , found an illegal character, line ignored.
-------------------------------------------------------------------------------
RES0603！ R; R1
RES0603！ R; R2
RES0603！ R; R3
RES0603！ R; R4
$NETS
N00540;  R1.1 J2.1
               ^
ERROR: Reference/function designator 'J2' not found, pin ignored.
-------------------------------------------------------------------------------
N00578;  R2.1 J2.2
               ^
ERROR: Reference/function designator 'J2' not found, pin ignored.
-------------------------------------------------------------------------------
N00609;  R3.1 J2.3
               ^
ERROR: Reference/function designator 'J2' not found, pin ignored.
-------------------------------------------------------------------------------
N00687;  R3.2 R4.2 R1.2 R2.2
N00649;  R4.1 J2.4
               ^
ERROR: Reference/function designator 'J2' not found, pin ignored.
-------------------------------------------------------------------------------
$END
      Component 'R4' added.
      Component 'R3' added.
      Component 'R2' added.
      Component 'R1' added.
      Net 'N00649' added.
      Pin 'R4.1' connected to net 'N00649'.
      Net 'N00687' added.
      Pin 'R2.2' connected to net 'N00687'.
      Pin 'R1.2' connected to net 'N00687'.
      Pin 'R4.2' connected to net 'N00687'.
      Pin 'R3.2' connected to net 'N00687'.
      Net 'N00609' added.
      Pin 'R3.1' connected to net 'N00609'.
      Net 'N00578' added.
      Pin 'R2.1' connected to net 'N00578'.
      Net 'N00540' added.
      Pin 'R1.1' connected to net 'N00540'.
      0 unassigned function(s) and all their pins deleted.
Tue Jun 23 17:25:37 2009 Page    2
Allegro NETLIST IN Log File
===========================================================
      0 unassigned function(s) added, 0 pin(s) connected to nets.
      Components: 4 added, 0 deleted, 4 now in drawing.
      Nets: 5 added, 0 deleted, 5 now in drawing.
      Pins: 8 added, 0 deleted, 0 changed nets, 8 now connected.
===========================================================
End of NETLIST IN Syntax/Logic Check
===========================================================
Total Netlist Warnings =  0.
Total Netlist Errors =  5.
===========================================================
Total Combined Netlist and Device File Warnings =  4.
Total Combined Netlist and Device File Errors =  5.
===========================================================
End of Allegro NETLIST IN Log
===========================================================
是什么原因！?

J2的封装有问题，可能是pin的定义或与它连接的net。

J2的封装4 HEADER有一个空格,请把那个空格去掉再导就可以了

Cadence Allegro 培训套装，视频教学，直观易学

上一篇：有没有人知道Allegro中异型孔怎么制作的？
下一篇：请教：有没有快速设置光绘层的方法？

PCB设计培训课程推荐详情>>

3门视频课程，1~2周时间的认真学习，助您学会使用Cadence Allegro进行PCB设计【More..】

导入网表出现在下面的问题！请教！

PCB设计栏目

频道总排行