- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
Hotfix_SPB16.20.015_wint 网盘分享
http://rapidshare.de/files/47934731/Hotfix_SPB16.20.015_wint_1of1.part2.rar.html
pw:nice3388lovetlf
谢谢!正在用014呢,看看这个有什么改进?
2# hysman
有谁下载了
下不下来啊。
改进如下:
HOTFIX VERSION: 015
========================================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
========================================================================================================
264893 APD EDIT_SHAPE Shape Edit Boundary toggle invokes S pattern not flip
609206 APD OTHER parallel command fails to run on mcm files
646375 PCB_LIBRARIAN CORE Saving a design or Export Physical takes a long time
650721 PSPICE DEHDL Pins shorted due to update in unnamed netnames
665343 APD EDIT_ETCH Diff pair is routed with gap less then primary gap for a smal
666736 ALLEGRO_EDITOR ARTWORK There are some shapes not filled when RS274X garber is import
669411 CONSTRAINT_MGR CONCEPT_HDL DEHDL Constraint Manager crashes when SigXP is opened for a n
669769 PSPICE DEHDL Edit Model on page border causes crash
671583 ALLEGRO_EDITOR SCHEM_FTB PartLogic does not work with library level ptf files.
672656 CONCEPT_HDL CORE Using Select cut/paste commands crashes concepthdl
672806 F2B PACKAGERXL Export physical fails if datasheet hyperlink is defined as ke
672995 CONSTRAINT_MGR CONCEPT_HDL Changing target on net in RPD groups does not clear the pinpa
676268 ALLEGRO_EDITOR EDIT_ETCH MIN/MAX heads up meter not working for some nets
677049 ALLEGRO_EDITOR SHAPE Wrong DRCs created on sliding Nets
677123 ALLEGRO_EDITOR SHAPE Shape does not void cline in slide mode.
678030 SPECCTRA LICENSING Cannot start Allegro PCB Router with SIP525 license
678075 CONSTRAINT_MGR ANALYSIS Wrong buffer delays are used in switch/settle times in CM
678794 SCM PACKAGER Unable to package subdesign
678851 SIG_INTEGRITY OTHER Difference in lengths in 16.01 and 16.2
678884 ALLEGRO_EDITOR DATABASE dbdoctor fixes corruption and then it's reintroduced
679224 ALLEGRO_EDITOR DATABASE dbdoctor states it fixes an error but the error returns
679228 CONSTRAINT_MGR DATABASE Wire Length over Parent Die ADRC is not updated dynamically i
679288 CONSTRAINT_MGR SCHEM_FTB ECSets on some of the nets are missing after importing the lo
679954 ALLEGRO_EDITOR DATABASE Unable to keep changes to the VIA list in constraint manager.
679990 APD VIA_STRUCTURE In Via Structure > Replace after selecting the Old and New st
681074 ALLEGRO_EDITOR SHAPE void is not correct with pin having multidri
681140 SIG_INTEGRITY TRANSLATOR Spc2spc crashes on attached testcase
681975 APD SKILL axlExtentDB and axlExtentLayout functions will return nil if
682587 ALLEGRO_EDITOR OTHER Allegro moves all text when any text on symbol is out of exte
683479 ALLEGRO_EDITOR DRC_CONSTR Modifying design pad to multiple drill creates unexpacted P-L
683515 APD DRC_CONSTRAINTS DRC is possibly bogus as it seems to be confusing layers
文件有多大?
下载不了?
怎么下载啊?
没有人告诉啊,
Thanks
谢谢!看看这个有什么改进!
已经安装016了
请问我可以直接安装016吗?(没有安装015..)
Cadence Allegro 培训套装,视频教学,直观易学
上一篇:allegro15.5的问题
下一篇:什么是仿真?