• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 从PCB里面提取元件后使用这个库导入网络。出现以下错什么原因

从PCB里面提取元件后使用这个库导入网络。出现以下错什么原因

录入:edatop.com     点击:
due to Unable to load Flash symbol 72.
#4   WARNING(304) Device/Symbol check warning detected.
Symbol 'HH_LGA_12P_20_118X118' for device 'BMA150_HH_LGA_12P_20_118X118_IC' not found in PSMPATH or must be "dbdoctor"ed.
#5   WARNING(304) Device/Symbol check warning detected.
Symbol 'SOIC_44P_31_729X463' for device 'IS61LV51216_10TLI_SOIC_44P_31_7' not found in PSMPATH or must be "dbdoctor"ed.
#6   WARNING(304) Device/Symbol check warning detected.
Symbol 'SOIC_8P_50_196X236' for device 'TPS5430DDA_SOIC_8P_50_196X236_I' has extra pin '9'.
#6   ERROR(305) Device/Symbol check error detected.
Unable to load symbol 'HH_USB_1X5P_26_4H_RA' for device 'MINI_USB_1X5P_4HOLD_SY_HH_USB_1': Couldn't find padstack: PAD36CIR36U
    due to Unable to load Flash symbol 66.
------ Library Paths ------
MODULEPATH =  .
           C:/Cadence/SPB_15.5/share/local/pcb/modules
           E:\Work\FaChuProject\PVP\Component\
PSMPATH =  .
           symbols
           ..
           ../symbols
           C:/Cadence/SPB_15.5/share/local/pcb/symbols
           C:/Cadence/SPB_15.5/share/pcb/pcb_lib/symbols
           C:/Cadence/SPB_15.5/share/pcb/allegrolib/symbols
           E:\Work\FaChuProject\PVP\Component\
PADPATH =  .
           symbols
           ..
           ../symbols
           C:/Cadence/SPB_15.5/share/local/pcb/padstacks
           C:/Cadence/SPB_15.5/share/pcb/pcb_lib/symbols
           C:/Cadence/SPB_15.5/share/pcb/allegrolib/symbols
           E:\Work\FaChuProject\PVP\Component\
------ Summary Statistics ------
#7   ERROR(102) Run stopped because errors were detected
netrev run on Oct 11 15:41:41 2010
   DESIGN NAME : 'MINI_PROJECTOR_V101_PRE_091225_0SWAP'
   PACKAGING ON Jun 17 2005 00:56:10
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON
  7 errors detected
No oversight detected
  6 warnings detected
cpu time      0:01:40
elapsed time  0:00:01
在线求教。

提取元件后,库中必须包含该零件所对应的pad才行的,如果没有,需要自己建

'HH_LGA_12P_20_118X118' 'SOIC_44P_31_729X463'那几个封装没有psm文件,网表掉用的是封装的psm文件,没有是不行的;'SOIC_8P_50_196X236'这个封装pin数和SCH中的不一样,检查一下pin nomber;PAD36CIR36U这个pad没有,打开'HH_USB_1X5P_26_4H_RA.dra.'把那个pad保存一下就好了

好像是没有PAD导致的原因

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:非常奇怪
下一篇:求助 入门allegro操作教程

PCB设计培训课程推荐详情>>

  网站地图