• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 导入logic时出现问题,请帮忙看看

导入logic时出现问题,请帮忙看看

录入:edatop.com     点击:
导入logic时,出现如下警告,不知道是什么地方设置有问题,请帮帮看看,谢谢。
#1   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'C0402_0P55' for device 'CAP_C0402_0P55_100PF_NPO_50V': Couldn't find padstack: OB20X25
#2   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'C0402_0P55' for device 'CAP_C0402_0P55_100NF_Y5V_10V': Couldn't find padstack: OB20X25
#3   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'MLVS_0603_0P9' for device 'MLVS0603M04_MLVS_0603_0P9_MLVS0': Couldn't find padstack: OB29X37
#4   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'CON_8PIN_0P5_1-8' for device 'POWER_BOARD_1_CON_8PIN_0P5_1-8_': Couldn't find padstack: R12X59
#5   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'LED0603_0P4' for device 'SMD_LED_0_LED0603_0P4_LED_WHITE': Couldn't find padstack: OB32X35
#6   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'DO_SOD323_1P7X1P25X1P1' for device 'PESD5V0L1BA_DO_SOD323_1P7X1P25X': Couldn't find padstack: OB25X33
#7   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'R0402_0P4' for device 'RES_R0402_0P4_100K_5%': Couldn't find padstack: OB20X25
#8   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'R0402_0P4' for device 'RES_R0402_0P4_1K_5%': Couldn't find padstack: OB20X25
#9   WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'SW_TACT_STS-05-A_1P7' for device 'STS-05-A_SW_TACT_STS-05-A_1P7_S': Couldn't find padstack: OB24X40
#10  WARNING(304) Device/Symbol check warning detected.
Unable to load symbol 'SOT23_2P9X1P6X1P45_1P9' for device 'APX9131_SOT23_2P9X1P6X1P45_1P9_': Couldn't find padstack: OB24X36
------ Library Paths ------
MODULEPATH =  .
           C:/Cadence/SPB_15.7/share/local/pcb/modules
PSMPATH =  .
           symbols
           ..
           ../symbols
           C:/Cadence/SPB_15.7/share/local/pcb/symbols
           C:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
           C:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\Connector\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\DIP\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\IC\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\ME_Symbol\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\Mounting Hole\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\Pad\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\SMD\
PADPATH =  .
           symbols
           ..
           ../symbols
           C:/Cadence/SPB_15.7/share/local/pcb/padstacks
           C:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
           C:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\Connector\
           C:\Users\EMC\Desktop\sophia2011\PTC3.0\CIS_Library_0907\CIS_Library_0907\DIP\

------ Summary Statistics ------

netrev run on Feb 21 9:58:03 2012
   DESIGN NAME : 'POWER BOARD'
   PACKAGING ON May 28 2006 22:05:31
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON
No error detected
No oversight detected
10 warnings detected
cpu time      0:00:22
elapsed time  0:00:00

“Couldn't find padstack”核对下你的库对好了没

Admin Locked Database

不好意思能講詳細一些吧 謝謝

呵呵,我发错了地。建议你按2#的说法检查你的元件库及库路径。

我以前用得是16.3的  现在用15.7的 库文件需要更改吗?

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:有个疑问,关于孔的建立
下一篇:cadence16.3以上版本 中约束管理里面 electrical与physical区别

PCB设计培训课程推荐详情>>

  网站地图