- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
导入网表没有出错,但为什么没东西导入PCB?(已解决)
录入:edatop.com 点击:
(---------------------------------------------------------------------)
( )
( Allegro Netrev Import Logic )
( )
( Drawing : yuboshilianxi.brd )
( Software Version : 16.5P002 )
( Date/Time : Mon Jul 22 20:21:57 2013 )
( )
(---------------------------------------------------------------------)
------ Directives ------
RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'C:/SPB_Data/BRDword/yuboshi/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'C:/SPB_Data/BRDword/yuboshi/PCB_LIB/SYMBOL/yuboshilianxi.brd';
NEW_BOARD_NAME 'C:/SPB_Data/BRDword/yuboshi/PCB_LIB/SYMBOL/yuboshilianxi.brd';
CmdLine: netrev -$ -i C:/SPB_Data/BRDword/yuboshi/allegro -y 1 -z C:/SPB_Data/BRDword/yuboshi/PCB_LIB/SYMBOL/#Taaaaaa02336.tmp
------ Preparing to read pst files ------
Starting to read C:/SPB_Data/BRDword/yuboshi/allegro/pstchip.dat
Finished reading C:/SPB_Data/BRDword/yuboshi/allegro/pstchip.dat (00:00:00.17)
Starting to read C:/SPB_Data/BRDword/yuboshi/allegro/pstxprt.dat
Finished reading C:/SPB_Data/BRDword/yuboshi/allegro/pstxprt.dat (00:00:00.07)
Starting to read C:/SPB_Data/BRDword/yuboshi/allegro/pstxnet.dat
Finished reading C:/SPB_Data/BRDword/yuboshi/allegro/pstxnet.dat (00:00:00.07)
------ Oversights/Warnings/Errors ------
------ Library Paths ------
MODULEPATH = .
C:/Cadence/SPB_16.5/share/local/pcb/modules
PSMPATH = .
symbols
..
../symbols
C:/Cadence/SPB_16.5/share/local/pcb/symbols
C:/Cadence/SPB_16.5/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_16.5/share/pcb/allegrolib/symbols
C:\SPB_Data\pad\
C:\SPB_Data\dra\
C:\SPB_DATA\S301\dianchikaban\
C:\SPB_Data\BRDword\yuboshi\PCB_LIB\SYMBOL\
C:\SPB_Data\BRDword\yuboshi\PCB_LIB\DEVICE\
PADPATH = .
symbols
..
../symbols
C:/Cadence/SPB_16.5/share/local/pcb/padstacks
C:/Cadence/SPB_16.5/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_16.5/share/pcb/allegrolib/symbols
C:\SPB_Data\dra\
C:\SPB_Data\pad\
C:\SPB_Data\S301\dianchikaban\
C:\SPB_DATA\BRDWORD\YUBOSHI\PCB_LIB\SYMBOL\
C:\SPB_Data\BRDword\yuboshi\PCB_LIB\DEVICE\
------ Summary Statistics ------
netrev run on Jul 22 20:21:57 2013
DESIGN NAME : 'MYPROJ'
PACKAGING ON Apr 21 2011 10:02:30
COMPILE 'logic'
CHECK_PIN_NAMES OFF
CROSS_REFERENCE OFF
FEEDBACK OFF
INCREMENTAL OFF
INTERFACE_TYPE PHYSICAL
MAX_ERRORS 500
MERGE_MINIMUM 5
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
NET_NAME_LENGTH 24
OVERSIGHTS ON
REPLACE_CHECK OFF
SINGLE_NODE_NETS ON
SPLIT_MINIMUM 0
SUPPRESS 20
WARNINGS ON
No error detected
No oversight detected
No warning detected
cpu time 0:04:33
elapsed time 0:00:02
补充一下是:于老师的工程文件
小编,你place symbol没有?
天呐~小编回的话,偶滴神呐~
我一直以为小编是2012年前的产物(因为看了好多贴子没看到过小编回话,而回话的贴子都是2012年前的)
place symbol 啥意思?大大能说仔细点?
不是导入了网表,器件就自动不止在板子上,还需要经过place —— manually或者是plce—— quick place后才能放置在板子上
明白了,谢谢小编~
这个和AD的不一样,非常感谢!
慢慢来~~~
菜单栏 place 下面的manually 里面查看下器件进来没
Cadence Allegro 培训套装,视频教学,直观易学
上一篇:CADENCE HOTFIX 简单问题
下一篇:学习了一个月零二十三天~才学了这么点,是不是很慢!cadecnce叠层是怎么设置的?又...