- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
SPB17.0BUG讨论贴
补丁打到多少了呀
002
BUG二:PSPICE仿真后,波形都出来了,用SU标点一下波形,软件自动退出,重新打开不能再仿真,只能重建仿真项目。
打下最新补丁试试;有些问题主要来源是破解问题造成的;Cadence软件来回效验好几次
DATE: 06-5-2015 HOTFIX VERSION: 003
===================================================================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
===================================================================================================================================
295747 ALLEGRO_EDITOR PLACEMENT Place manual form takes a long time to open
832170 SIG_INTEGRITY SIMULATION IBIS buffer results with two TV curves do not correlate with HyperLnx or MATLAB results
926138 SIG_INTEGRITY SIMULATION IBIS buffer results with two TV curves do not correlate with HyperLnx or MATLAB results
1306988 SIG_INTEGRITY SIMULATION Support needed for the multiple VI and VT waveforms for the buffer with TLSIM
1376591 ALLEGRO_EDITOR COLOR Dehighlight command with "Dehighlight All" option does not remove the color marker swatches from Constraint Manager
1379188 CONSTRAINT_MGR INTERACTIV PCB Editor crashes when opening the min/max delay worksheets in Constraint Manager
1397823 ALLEGRO_EDITOR MANUFACT Pass property for shapes defined as Fillets in IPC 2581 output
1404858 CONSTRAINT_MGR OTHER ERROR: Can't import electrical constraint data (pstcmdb.dat)
1405333 CONCEPT_HDL CORE The Edit - Search - Option command (Find) does not work in LINUX
1406666 CONSTRAINT_MGR SCHEM_FTB Add blacklist and whitelist support to diff3 reports
1406780 CONSTRAINT_MGR OTHER Deleting cline segments when Constraint Manager is open on net properties bundle crashes PCB Editor
1411637 SCM SCHGEN Incorrect Ref Des in the flattened schematic generated by exporting from System Connectivity Manager
1415205 CONSTRAINT_MGR OTHER Constraint Manager only stores the last resolved analysis when formulas are entered
1416059 ALLEGRO_EDITOR PLOTTING Some of the pins are not visible in the PDF generated by Allegro PDF Publisher
1418484 SIG_INTEGRITY SIMULATION Estimated Xtalk and Simulated Xtalk results do not match in 16.6 ISR044
1419041 ALLEGRO_EDITOR DATABASE DBDoctor removes tapers and displays ERROR(SPMHUT-17) and WARNING(SPMHDB-391) messages
1419995 SIG_INTEGRITY OTHER Model assignment auto setup does not use refdes when determining what type of model to create
1420551 CONCEPT_HDL CHECKPLUS Rules Checker (Checkplus) crashes when a part is missing from the library
1420580 CONSTRAINT_MGR INTERACTIV Constraint Manager crashes when displaying the Relative Propagation Delay worksheet
1420623 CONCEPT_HDL CREFER creferhdl fails with message std::bad_alloc on Windows and Linux
1421769 ALLEGRO_EDITOR MANUFACT NC Drill legend behavior changed from S040 to S048
1422153 CONSTRAINT_MGR OTHER The display in cmDiffUtility is corrupted after a Match Group is removed
1422993 SIP_LAYOUT DIE_STACK_EDITOR Diestack Editor graphics depicts die stack incorrectly. The complete stack isn't shown
1423988 ASI_SI GUI DesignLink system configuration file is not set automatically on SI-Base
已经用回16.6了,过段时间再折腾17.0.
這兩天在試畫,確是常常無故退出(pcb editor, spb17.03, win8.1)
spb17.0真的很小人安装.....
请教capture 与 allegro交互在"新进行" "create netlist"后就可"交互", 但关闭重开程序后就无法"交互",这也是17的"bug"?......win8.1/64, 已装hotfix05 >.<
Cadence Allegro 培训套装,视频教学,直观易学
上一篇:创建NETGROUP,自动生成SHAPE问题
下一篇:如何利用cadence建立局域网内的共享pcb&dsn library?