• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > SPB17.2 有更新升级包吗?帮忙提供一下。

SPB17.2 有更新升级包吗?帮忙提供一下。

录入:edatop.com     点击:
SPB17.2 有更新升级包吗?帮忙提供一下。

好快呀, 等正版用户的大神下载吧

没什么用,问题还是没有解决

什么问题没有解决呀?

升级包已经有了;我已下载好几天了;修复的比较少;所以就没有上传了

想知道OrCAD工具栏不能自定义位置的问题修了吗?

good information

上传百度云分享一下,感谢支持!

上传百度云分享一下,感谢支持!

你好,能不能上传linux版的Hotfix,谢谢了。

https://pan.baidu.com/s/1mifDuEO

DATE: 05-06-2016   HOTFIX VERSION: 001===================================================================================================================================CCRID   PRODUCT        PRODUCTLEVEL2   TITLE===================================================================================================================================1272355 F2B            DESIGNVARI       Property changes on replaced component shows incorrect result in BOM output1482953 ALLEGRO_EDITOR DATABASE         Part change disassociates parts from Group1484075 ALLEGRO_EDITOR PADS_IN          'pads_in' imports ASSEMBLY_TOP  and PLACE_BOUND_TOP outlines that are defined as shapes as lines1488909 ALLEGRO_EDITOR DRC_CONSTR       Test Via causes net scheduling verification to fail1498389 SIP_LAYOUT     DIE_GENERATOR    Provide the ability in the 'die in' command to specify flip chip as a DIE symbol1499515 ADW            COMPONENT_BROWSE The Search Criteria property value is automatically being set in the ADW Component Browser1506672 ALLEGRO_EDITOR INTERACTIV       Replicate Place - Shapes are missing1522411 FLOWS          PROJMGR          License selection should persist on invoking Layout from Project Manager1523532 F2B            PACKAGERXL       Adding subdesign names in the "Use subdesign鈥� or 鈥淔orce subdesign" sections hangs for more than a minute1525783 CONCEPT_HDL    CORE             \BASE scope does not work for SYNONYMed global signals1526729 SPIF           OTHER            Exporting a dsn file causes PCB Editor to crash - in the interactive and batch modes1529846 ALLEGRO_EDITOR SHAPE            Some shapes are not generated in the artwork1537499 CONCEPT_HDL    CORE             Adding the same version (already placed) with the same split block name should not be allowed1541589 ALLEGRO_EDITOR INTERFACES       STEP model incorrectly shown in 3D viewer. Shows pins as angled.1542334 CONCEPT_HDL    CREFER           creferhdl leaving lock files in sch_1 folder1542722 ALLEGRO_EDITOR INTERFACES       IDX export: RefDes and PART_NUMBER missing for mechanical symbols1543410 ADW            LRM              LRM shows confusing pat status. It reports that update is needed but clicking update doesn't work1544614 ALLEGRO_EDITOR SKILL            Associative dimension data reaches the 'psm' file despite deleting the layer on which it was set in the 'dra' file1545370 APD            OTHER            Pads in .mdd file getting placed on different layers as compared to the design1545909 ALLEGRO_EDITOR UI_FORMS         Show 'microvia' checkbox in 'Blind/Buried Vias' form only with the 'Allegro_PCB_Mini' license1546141 ALLEGRO_EDITOR SHAPE            Shapes missing from Artwork1546877 CONCEPT_HDL    CORE             Align Left on Wires Fails With Incorrect Error Message1547224 CONCEPT_HDL    CORE             Lock the 'PATH' property once it is assigned by system1547584 SIP_LAYOUT     OTHER            SiP - Design Variant - delete embedded layer if not selected.1548116 CONCEPT_HDL    CORE             Some versions of Technology Independent Library do not appear when adding a symbol1548151 ALLEGRO_EDITOR INTERFACES       Exporting a step file gives a component rotation mismatch in the *.stp file1548421 F2B            BOM              Parts with same 'BOM_IGNORE' set do not behave the same way in the BOM report1548978 ALLEGRO_EDITOR MANUFACT         Shape not voiding clines1549662 ALLEGRO_EDITOR OTHER            Import Parameters Path' fails if parampath does not have the current directory ('.') set1549836 CONCEPT_HDL    CORE             Tools -> Customize -> Keys -> Reset does not actually reset keyboard shortcuts1550941 PCB_LIBRARIAN  PTF_EDITOR       PDV Part Table Editor new column sorting causing problems1551713 ALLEGRO_EDITOR DRC_CONSTR       Hole to hole drc between Via and pin1553950 ALLEGRO_EDITOR SKILL            Executing axlUIControl('pixel2UserUnits) crashes Allegro1554333 CONCEPT_HDL    CORE             Changed connectivity error when aligning ports attached to netgroups1555092 SIP_LAYOUT     DEGASSING        Degass offset is not working with hexagons1556261 ALLEGRO_EDITOR DATABASE         Running DBDoctor on board file gives an error"Illegal database pointer encountered, Exiting DBDOCTOR." and crashes1557716 APD            OTHER            Stream out fails with request to terminate detected - Program aborted1559951 SIP_LAYOUT     SYMB_EDIT_APPMOD Wrong bump locations after Symbol Editor -> Refresh co-design die1560197 CONCEPT_HDL    CORE             bomhdl adds extra charcters to subdesign_suffix when generating hierarchical BOM1561077 ALLEGRO_EDITOR INTERFACES       Beta - IDX User Layer export fails on Linux1562537 ALLEGRO_EDITOR MENTOR           Mentor BS to Allegro 16.6 results in Fatal Error1564203 ALLEGRO_EDITOR ARTWORK          ARTWORK : Can't generate negative film.

讚.......!

谢谢分享!

非常感谢。        

谢谢分享!

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:飞思卡尔的IMX6Q6,4片DDR3,官方建议T型,一般DDR3不都是fly-by,应该选哪个
下一篇:ORCAD16.6导出网表错误,怎么解决呢?

PCB设计培训课程推荐详情>>

  网站地图