- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
creat netlist 出現錯誤 請幫忙解決
录入：edatop.com 点击：
INI File Location:C:\Users\q8941\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture/17.2.0/Capture.ini
********************************************************************************
*
* Design Rules Check
*
********************************************************************************
INFO(ORCAP-32002): Netlisting the design
INFO(ORCAP-32004): Design Name:
G:\W601-TOOL-R1.0.DSN
Netlist Directory:
G:\allegro
Configuration File:
C:\Cadence\SPB_17.2\tools/capture/allegro.cfg
Spawning... "C:\Cadence\SPB_17.2\tools\bin\pstswp.exe" -pst -d "G:\W601-TOOL-R1.0.DSN" -n "G:\allegro" -c "C:\Cadence\SPB_17.2\tools/capture/allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint" -hpath "HPathForCollision"
#1 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV13-C10_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV13-C10_10U".
#2 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV14-C11_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV14-C11_10U".
#3 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV15-C13_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV15-C13_10U".
#4 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV16-C15_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV16-C15_10U".
#5 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV17-C16_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV17-C16_10U".
#6 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV11-C7_4.7UF/25V" is renamed to "CAP NP_5_RES-0805-REV11-C7_4.7U".
#7 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV12-C8_4.7UF/25V" is renamed to "CAP NP_5_RES-0805-REV12-C8_4.7U".
#8 WARNING(ORCAP-36006): Part Name "LED_12_LED-3MM-D1_3Φ-LED" is renamed to "LED_12_LED-3MM-D1_3X-LED".
#9 WARNING(ORCAP-36006): Part Name "LED_49_LED-ODN
15112001NRG01-LCM1_ODN15112001NRG01" is renamed to "LED_49_LED-ODN15112001NRG01-LCM".
#10 WARNING(ORCAP-36006): Part Name "LED_49_LED-ODN15112001NRG01-LCM2_ODN15112001NRG01" is renamed to "LED_49_LED-ODN15112001NRG01-L_1".
#11 WARNING(ORCAP-36006): Part Name "LT1005/TO220_5_TRA-TO252-132-U2_AIC1735-50PE" is renamed to "LT1005/TO220_5_TRA-TO252-132-U2".
#12 WARNING(ORCAP-36006): Part Name "LT1005/TO220_6_TRA-SOT23-123-U3_AIC1734-33" is renamed to "LT1005/TO220_6_TRA-SOT23-123-U3".
INFO(ORCAP-36080): Scanning netlist files ...
Loading... G:\allegro/pstchip.dat
Loading... G:\allegro/pstchip.dat
Loading... G:\allegro/pstxprt.dat
Loading... G:\allegro/pstxnet.dat
packaging the design view...
Exiting... "C:\Cadence\SPB_17.2\tools\bin\pstswp.exe" -pst -d "G:\W601-TOOL-R1.0.DSN" -n "G:\allegro" -c "C:\Cadence\SPB_17.2\tools/capture/allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint" -hpath "HPathForCollision"
INFO(ORCAP-32005): *** Done ***
********************************************************************************
*
* Updating Allegro PCB Editor Board
*
********************************************************************************
INFO(ORCAP-32040): Updating Allegro PCB Editor Board
Spawning... netrev.exe -y 1 -n -i "G:\allegro" "G:\allegro\W601-TOOL-R1.brd" "G:\allegro\W601-TOOL-R1.brd"
Reading File : G:/allegro/pstchip.dat
(00:00:00.04)
Reading File : G:/allegro/pstxprt.dat
(00:00:00.00)
Reading File : G:/allegro/pstxnet.dat
(00:00:00.00)
Starting to process component instances
netrev run on Oct 28 11:16:14 2016
DESIGN NAME : 'W601-TOOL-R1'
PACKAGING ON Mar 2 2016 00:37:24
2 errors detected
No oversight detected
No warning detected
cpu time 0:00:18
elapsed time 0:00:00
Exiting... netrev.exe -y 1 -n -i "G:\allegro" "G:\allegro\W601-TOOL-R1.brd" "G:\allegro\W601-TOOL-R1.brd"
(---------------------------------------------------------------------)
( )
( Allegro Netrev Import Logic )
( )
( Drawing : W601-TOOL-R1.brd )
( Software Version : 17.2S001 )
( Date/Time : Fri Oct 28 11:16:14 2016 )
( )
(---------------------------------------------------------------------)
------ Directives ------------
Ripup etch: No
Ripup delete first segment: No
Ripup retain bondwire: No
Ripup symbols: Always
Missing symbol has error: No
DRC update: Yes
Schematic directory: 'G:\allegro'
Design Directory: 'G:/allegro'
Old design name: 'G:/allegro/W601-TOOL-R1.brd'
New design name: 'G:/allegro/W601-TOOL-R1.brd'
CmdLine: netrev.exe -y 1 -n -i G:\allegro G:\allegro\W601-TOOL-R1.brd G:\allegro\W601-TOOL-R1.brd
------ Preparing to read pst files ------
Starting to read G:/allegro/pstchip.dat
Finished reading G:/allegro/pstchip.dat (00:00:00.04)
Starting to read G:/allegro/pstxprt.dat
Finished reading G:/allegro/pstxprt.dat (00:00:00.00)
Starting to read G:/allegro/pstxnet.dat
Finished reading G:/allegro/pstxnet.dat (00:00:00.00)
------ Oversights/Warnings/Errors ------
#1 ERROR(SPMHNI-176): Device library error detected.
ERROR(SPMHNI-190): Device problem 'LED_12_LED-3MM-D1_3X-LED'. Package property error: 'VALUE'='3Φ-LED'. Illegal character(s) present in the name or value..
ERROR(SPMHNI-170): Device 'LED_12_LED-3MM-D1_3X-LED' has library errors. Unable to transfer to Allegro.
------ Library Paths ------
MODULEPATH = .
C:/Cadence/SPB_17.2/share/local/pcb/modules
PSMPATH = .
symbols
..
../symbols
C:/Cadence/SPB_17.2/share/local/pcb/symbols
C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols
PADPATH = .
symbols
..
../symbols
C:/Cadence/SPB_17.2/share/local/pcb/padstacks
C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols
------ Summary Statistics ------
#2 Run stopped because errors were detected
netrev run on Oct 28 11:16:14 2016
DESIGN NAME : 'W601-TOOL-R1'
PACKAGING ON Mar 2 2016 00:37:24
COMPILE 'logic'
CHECK_PIN_NAMES OFF
CROSS_REFERENCE OFF
FEEDBACK OFF
INCREMENTAL OFF
INTERFACE_TYPE PHYSICAL
MAX_ERRORS 500
MERGE_MINIMUM 5
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
NET_NAME_LENGTH 24
OVERSIGHTS ON
REPLACE_CHECK OFF
SINGLE_NODE_NETS ON
SPLIT_MINIMUM 0
SUPPRESS 20
WARNINGS ON
2 errors detected
No oversight detected
No warning detected
cpu time 0:00:18
elapsed time 0:00:00
INFO(ORCAP-32005): *** Done ***
********************************************************************************
*
* Design Rules Check
*
********************************************************************************
INFO(ORCAP-32002): Netlisting the design
INFO(ORCAP-32004): Design Name:
G:\W601-TOOL-R1.0.DSN
Netlist Directory:
G:\allegro
Configuration File:
C:\Cadence\SPB_17.2\tools/capture/allegro.cfg
Spawning... "C:\Cadence\SPB_17.2\tools\bin\pstswp.exe" -pst -d "G:\W601-TOOL-R1.0.DSN" -n "G:\allegro" -c "C:\Cadence\SPB_17.2\tools/capture/allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint" -hpath "HPathForCollision"
#1 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV13-C10_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV13-C10_10U".
#2 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV14-C11_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV14-C11_10U".
#3 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV15-C13_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV15-C13_10U".
#4 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV16-C15_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV16-C15_10U".
#5 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV17-C16_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV17-C16_10U".
#6 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV11-C7_4.7UF/25V" is renamed to "CAP NP_5_RES-0805-REV11-C7_4.7U".
#7 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV12-C8_4.7UF/25V" is renamed to "CAP NP_5_RES-0805-REV12-C8_4.7U".
#8 WARNING(ORCAP-36006): Part Name "LED_12_LED-3MM-D1_3Φ-LED" is renamed to "LED_12_LED-3MM-D1_3X-LED".
#9 WARNING(ORCAP-36006): Part Name "LED_49_LED-ODN
15112001NRG01-LCM1_ODN15112001NRG01" is renamed to "LED_49_LED-ODN15112001NRG01-LCM".
#10 WARNING(ORCAP-36006): Part Name "LED_49_LED-ODN15112001NRG01-LCM2_ODN15112001NRG01" is renamed to "LED_49_LED-ODN15112001NRG01-L_1".
#11 WARNING(ORCAP-36006): Part Name "LT1005/TO220_5_TRA-TO252-132-U2_AIC1735-50PE" is renamed to "LT1005/TO220_5_TRA-TO252-132-U2".
#12 WARNING(ORCAP-36006): Part Name "LT1005/TO220_6_TRA-SOT23-123-U3_AIC1734-33" is renamed to "LT1005/TO220_6_TRA-SOT23-123-U3".
INFO(ORCAP-36080): Scanning netlist files ...
Loading... G:\allegro/pstchip.dat
Loading... G:\allegro/pstchip.dat
Loading... G:\allegro/pstxprt.dat
Loading... G:\allegro/pstxnet.dat
packaging the design view...
Exiting... "C:\Cadence\SPB_17.2\tools\bin\pstswp.exe" -pst -d "G:\W601-TOOL-R1.0.DSN" -n "G:\allegro" -c "C:\Cadence\SPB_17.2\tools/capture/allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint" -hpath "HPathForCollision"
INFO(ORCAP-32005): *** Done ***
********************************************************************************
*
* Updating Allegro PCB Editor Board
*
********************************************************************************
INFO(ORCAP-32040): Updating Allegro PCB Editor Board
Spawning... netrev.exe -y 1 -n -i "G:\allegro" "G:\allegro\W601-TOOL-R1.brd" "G:\allegro\W601-TOOL-R1.brd"
Reading File : G:/allegro/pstchip.dat
(00:00:00.04)
Reading File : G:/allegro/pstxprt.dat
(00:00:00.00)
Reading File : G:/allegro/pstxnet.dat
(00:00:00.00)
Starting to process component instances
netrev run on Oct 28 11:16:14 2016
DESIGN NAME : 'W601-TOOL-R1'
PACKAGING ON Mar 2 2016 00:37:24
2 errors detected
No oversight detected
No warning detected
cpu time 0:00:18
elapsed time 0:00:00
Exiting... netrev.exe -y 1 -n -i "G:\allegro" "G:\allegro\W601-TOOL-R1.brd" "G:\allegro\W601-TOOL-R1.brd"
(---------------------------------------------------------------------)
( )
( Allegro Netrev Import Logic )
( )
( Drawing : W601-TOOL-R1.brd )
( Software Version : 17.2S001 )
( Date/Time : Fri Oct 28 11:16:14 2016 )
( )
(---------------------------------------------------------------------)
------ Directives ------------
Ripup etch: No
Ripup delete first segment: No
Ripup retain bondwire: No
Ripup symbols: Always
Missing symbol has error: No
DRC update: Yes
Schematic directory: 'G:\allegro'
Design Directory: 'G:/allegro'
Old design name: 'G:/allegro/W601-TOOL-R1.brd'
New design name: 'G:/allegro/W601-TOOL-R1.brd'
CmdLine: netrev.exe -y 1 -n -i G:\allegro G:\allegro\W601-TOOL-R1.brd G:\allegro\W601-TOOL-R1.brd
------ Preparing to read pst files ------
Starting to read G:/allegro/pstchip.dat
Finished reading G:/allegro/pstchip.dat (00:00:00.04)
Starting to read G:/allegro/pstxprt.dat
Finished reading G:/allegro/pstxprt.dat (00:00:00.00)
Starting to read G:/allegro/pstxnet.dat
Finished reading G:/allegro/pstxnet.dat (00:00:00.00)
------ Oversights/Warnings/Errors ------
#1 ERROR(SPMHNI-176): Device library error detected.
ERROR(SPMHNI-190): Device problem 'LED_12_LED-3MM-D1_3X-LED'. Package property error: 'VALUE'='3Φ-LED'. Illegal character(s) present in the name or value..
ERROR(SPMHNI-170): Device 'LED_12_LED-3MM-D1_3X-LED' has library errors. Unable to transfer to Allegro.
------ Library Paths ------
MODULEPATH = .
C:/Cadence/SPB_17.2/share/local/pcb/modules
PSMPATH = .
symbols
..
../symbols
C:/Cadence/SPB_17.2/share/local/pcb/symbols
C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols
PADPATH = .
symbols
..
../symbols
C:/Cadence/SPB_17.2/share/local/pcb/padstacks
C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols
------ Summary Statistics ------
#2 Run stopped because errors were detected
netrev run on Oct 28 11:16:14 2016
DESIGN NAME : 'W601-TOOL-R1'
PACKAGING ON Mar 2 2016 00:37:24
COMPILE 'logic'
CHECK_PIN_NAMES OFF
CROSS_REFERENCE OFF
FEEDBACK OFF
INCREMENTAL OFF
INTERFACE_TYPE PHYSICAL
MAX_ERRORS 500
MERGE_MINIMUM 5
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
NET_NAME_LENGTH 24
OVERSIGHTS ON
REPLACE_CHECK OFF
SINGLE_NODE_NETS ON
SPLIT_MINIMUM 0
SUPPRESS 20
WARNINGS ON
2 errors detected
No oversight detected
No warning detected
cpu time 0:00:18
elapsed time 0:00:00
INFO(ORCAP-32005): *** Done ***
LED_12_LED-3MM-D1_3X-LED'. Package property error: 'VALUE'='3Φ-LED
把3Φ-LED的-去掉就行了，不能有这种特殊符号，或者改下划线也行
应该是“Φ”这个特殊符号不支持，表示直径可以用字母D
Φ特殊字符不支持，另外封装库'LED_12_LED-3MM-D1_3X-LED'有问题
不支持特殊字符Φ.
ERROR(SPMHNI-190): Device problem 'LED_12_LED-3MM-D1_3X-LED'. Package property error: 'VALUE'='3Φ-LED'. Illegal character(s) present in the name or value.. Φ为非法字符
以解決
