• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > Hotfix_SPB16.60.083_wint_1of1.exe

Hotfix_SPB16.60.083_wint_1of1.exe

录入:edatop.com     点击:
Hotfix_SPB16.60.083_wint_1of1.exe
http://www.eda365.com/thread-143343-1-1.html
(出处: EDA365电子工程师网)

CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
1597787 CONCEPT_HDL    MARKERS          Save As in Marker dialog causes DE-HDL to crash
1623832 ADW            COMPONENT_BROWSE Incorrect part placement on schematic in Design Entry HDL 16.6-S073
1659030 RF_PCB         LIBRARY          Offset is not calculated from the center if using negative values for input pins when placing MSOP symbols
1662799 ADW            SRM              Mechanical symbols are not being displayed in the Mechanical tab of Symbol Rollback Manager
1667056 ASI_PI         GUI              Power Feasibility Editor does not list capacitors connected to selected nets/parts
1669707 CONCEPT_HDL    CORE             Pin numbers not visible on the canvas after replacing a part with the same symbol but a different part property
1671728 CONCEPT_HDL    CORE             Option requested to reload preferred_projects.txt without re-opening DE-HDL
DATE: 11-25-2016   HOTFIX VERSION: 082
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
1651925 ALLEGRO_EDITOR ARTWORK          Creating artwork in GerberRS274X causes AMMACRO total count issues in 38-139057-B04_L20.art
1656357 CONCEPT_HDL    CORE             Copy-Paste of signal names across pages overlaps it on the wire segment
1657346 CONCEPT_HDL    PDF              User is difficult to recognize as dash-dot-dot line in PDF.
1658874 CONCEPT_HDL    CORE             About the "Insert(n) Pages" command with CONFIRM_WRITE directive
1663422 ALLEGRO_EDITOR INTERFACES       Shape loses group membership after importing through sub-drawing
1663641 CONCEPT_HDL    COPY_PROJECT     copy project creates 2 designs if there are dashes in the design name
1664797 SIG_INTEGRITY  GUI              Unnecessary coupled interconnect models were generated during View Waveform.
1666723 ECW            TDO-SHAREPOINT   TDO login is not working with Site Minder because of incorrect html coming from Site Minder

感谢分享!

3ks

怎么和谐?

谢谢分享                  

...

做个标记回去下载!顺便,感谢分享!

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:PCB上为什么有要求10度走线?
下一篇:HDI板过孔设置

PCB设计培训课程推荐详情>>

  网站地图