• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 请教:Allegro导入netlist出错

请教:Allegro导入netlist出错

录入:edatop.com     点击:

我的netlist文件从Capture CIS导出,文件名为usboddtest.net放在D:\ALLEGRO\PROJECT\usbodd目录下

Allegro版本:SPB 15.2,Capture CIS为安装Allegro时自带的

现象:在执行FileàImportàLogic读入netlist时出现错误提示

一、以Cadence方式导入 

View of file:Netrev.lst出现如下提示信息:

一、以Cadence方式导入 

View of file:Netrev.lst出现如下提示信息:

.........文件太长,前面省略...... 

------ Preparing to read pst files ------

#1   ERROR(24) File not found

     Packager files not found

#2   ERROR(102) Run stopped because errors were detected

..........文件太长,下面省略.......

我检查了一下,所有的元器件的.psm封装元件我都建了,并存放在Allegro安装目录的\Allegro\SPB_15.2\share\pcb\pcb_lib\symbols目录下

 

难道说我在建Package symbol的时候就建错了,漏掉了什么重要信息?

请各位知情的大侠指教,不胜感谢!

二、我又尝试以other方式导入

View of file:netin 显示如下信息:

Fri Mar 24 09:32:17 2006                Page     1

 

 

Allegro NETLIST IN Log File

===========================================================

 

 

Netlist File Name: 'D:\Allegro\project\usbodd\usboddtest.net'      Layout File~

 Name: 'D:\Allegro\project\usbodd\usboddtest.brd'

 

 

===========================================================

 

 

$PACKAGES

CC0402! 0.1U_4; C1

         ^

ERROR: Expected ';' , found an illegal character, line ignored.

-------------------------------------------------------------------------------

CC0402! 0.1U_4; C12

         ^

ERROR: Expected ';' , found an illegal character, line ignored.

-------------------------------------------------------------------------------

CC0805! 10U/10V/Y5V; C16

                    ^

ERROR: Cannot find device file for '10U/10V/Y5V'.

-------------------------------------------------------------------------------

CC0805! 10U/10V/Y5V; C17

                    ^

ERROR: Cannot find device file for '10U/10V/Y5V'.

-------------------------------------------------------------------------------

CC0603! 27P; C2

            ^

ERROR: Cannot find device file for '27P'.

下面省略........

没有设定苦文件的路径吧

我记得在Allegro安装时有个选项

让你选库文件路径

我选的是默认值\Allegro\SPB_15.2\share\pcb\pcb_lib\symbols

各个具体的brd文件的库文件要另外设定吗?

怎么设?

请教楼上,谢谢!

不导入网表时 ,你能否在Place-manually里直接从库里添加阿


如果不能添加,就是库路径没有设置好

C1,C12有非法字符

C16,C17的footprint里的库名改成CC0805或者建一个叫10U/10V/Y5V的device

经验丰富。不错!

过奖!

回6楼,我可以在Place-manually里直接从库里添加

你把第一次出现的错误文件都贴上来

你后来选择other,就会提示缺少Device文件,

选择Capture CIS导入,不需要提供Device文件的

Cadence不推荐这种做法

请教7楼

1.C1,C12有非法字符

是指Capture电路图的属性设置中有非法字符,还是指在Allegro中建的Packge Symbol有非法字符?

2.我检查过,Capture电路图中C16,C17的footprint属性是CC0805啊

3.怎样建一个10U/10V/Y5V的device?device有什么作用啊?

谢谢!

请教11楼,完整的出错文件如下:

Cadence Design Systems, Inc. netrev 15.2 Fri Mar 24 15:21:24 2006
(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS NEVER;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'D:\ALLEGRO\PROJECT\usbodd';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'D:\Allegro\project\usbodd\usboddtest.brd';
NEW_BOARD_NAME 'D:\Allegro\project\usbodd\usboddtest.brd';

CmdLine: netrev -$ -5 -i D:\ALLEGRO\PROJECT\usbodd -y 3 D:\ALLEGRO\PROJECT\usbodd\#Taaaaad00472.tmp

------ Preparing to read pst files ------


#1   ERROR(24) File not found
     Packager files not found

#2   ERROR(102) Run stopped because errors were detected

netrev run on Mar 24 15:21:24 2006

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  2 errors detected
 No oversight detected
 No warning detected

cpu time      0:00:01
elapsed time  0:00:00

请帮忙看一下,谢谢!

你先看库的路径对不对,再看做的库有没问题

#1   ERROR(24) File not found

     Packager files not found

还是 说你的库没有找到 啊 。你能手工加入你自己建的库么?不是Allegro自己带的那些器件?

如果 有非法字符的话,会出现这个提示的。比如/ 等在封装名字里。不过是值的话,只会是Warring而不是Error,不会影响摆放期间的

如果是器件建的不对,Pin没有一一对应,会出现Error,某些PIN找不到什么的。

顶一下16楼!

一楼的朋友:两位大师在手把手教你处理,难道是"不治之症"?

鼓励一下!

请教16楼

我可以手动加入我自己建的库。

我对比了一下我的netlist文件  usboddtest.net

里面列出的元件我都建了Symbol了

[此贴子已经被lily_7948于2006-3-24 16:32:36编辑过]

呵呵。

谢谢18楼的勉励!

难道我建的Symbol有什么问题?

请教楼上各位:

Capture中元器件的footprint属性只是和Allegro中Package Symbol的文件名对应就可以了?

还是说要在Allegro的Symbol中设置什么属性和footprint关联起来?

那我就真的不知道怎么解决了

我碰到过的情况就这些。

不管怎样

还是谢谢楼上各位的热心帮助!

我会继续探索的

導入netlist有如下問題請各位大俠賜教!

Spawning... "C:\Cadence\SPB_15.5\tools\capture\pstswp.exe" -pst -d "e:\lan1200\lan1200.dsn" -n "e:\lan1200\allegro" -c "C:\Cadence\SPB_15.5\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
#1 Error   [ALG0050] Duplicate Pin Name "RSVD" found on Package PCI64A_2 , GFA1 Pin Number 11: SCHEMATIC1, 2.PCI interface (3.20, 1.30). Please renumber one of these.
#2 Error   [ALG0050] Duplicate Pin Name "RSVD" found on Package PCI64B_2 , GFB1 Pin Number 14: SCHEMATIC1, 2.PCI interface (2.60, 1.30). Please renumber one of these.
#3 Error   [ALG0031] Pin number missing from Pin "1" of Package CAP NP , C23: SCHEMATIC1, 1.RTL8169S (8.20, 4.50). All pins should be numbered.
#4 Error   [ALG0031] Pin number missing from Pin "2" of Package CAP NP , C23: SCHEMATIC1, 1.RTL8169S (8.20, 4.50). All pins should be numbered.
#5 Error   [ALG0031] Pin number missing from Pin "1" of Package CAP NP , C12: SCHEMATIC1, 1.RTL8169S (7.00, 3.20). All pins should be numbered.
#6 Error   [ALG0031] Pin number missing from Pin "2" of Package CAP NP , C12: SCHEMATIC1, 1.RTL8169S (7.00, 3.20). All pins should be numbered.
#7 Error   [ALG0031] Pin number missing from Pin "1" of Package CAP NP , C2: SCHEMATIC1, 1.RTL8169S (7.00, 1
.90). All pins should be numbered.
#8 Error   [ALG0031] Pin number missing from Pin "2" of Package CAP NP , C2: SCHEMATIC1, 1.RTL8169S (7.00, 1.90). All pins should be numbered.
#9 Error   [ALG0031] Pin number missing from Pin "1" of Package R , R14: SCHEMATIC1, 1.RTL8169S (2.70, 8.00). All pins should be numbered.
#10 Error   [ALG0031] Pin number missing from Pin "2" of Package R , R14: SCHEMATIC1, 1.RTL8169S (2.70, 8.00). All pins should be numbered.
#11 Error   [ALG0031] Pin number missing from Pin "1" of Package CAP NP , C45: SCHEMATIC1, 2.PCI interface (13.20, 7.20). All pins should be numbered.
#12 Error   [ALG0031] Pin number missing from Pin "2" of Package CAP NP , C45: SCHEMATIC1, 2.PCI interface (13.20, 7.20). All pins should be numbered.
#13 Error   [ALG0031] Pin number missing from Pin "1" of Package R , R25: SCHEMATIC1, 2.PCI interface (10.30, 2.30). All pins should be numbered.
#14 Error   [ALG0031] Pin number missing from Pin "2" of Package R , R25: SCHEMATIC1, 2.PCI interface (10.30, 2.
30). All pins should be numbered.

請問大俠,導入網路表時出現下問題,請指點!

$PACKAGES
C0603! .1uF; C1
      ^
ERROR: Device name not found, line ignored.
-------------------------------------------------------------------------------
C0603! .1uF (NC); C10
      ^
ERROR: Device name not found, line ignored.

請問大俠,導入網路表時出現下問題,請指點!

$PACKAGES
C0603! .1uF; C1
      ^
ERROR: Device name not found, line ignored.
-------------------------------------------------------------------------------
C0603! .1uF (NC); C10
      ^
ERROR: Device name not found, line ignored.

......很多

怎麼解決?

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:求助:allego中线等长的容忍度怎么估算?
下一篇:有没有南京这边的啊?

PCB设计培训课程推荐详情>>

  网站地图