• 易迪拓培训,专注于微波、射频、天线设计工程师的培养

导入ORCAD错误

录入:edatop.com     点击:

请教各位:在导入ORCAD网络表时出现以下错误:Cadence Design Systems, Inc. netrev 15.5 Wed Mar 22 17:41:07 2006
(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'G:/temp';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'G:/temp/J.brd';
NEW_BOARD_NAME 'G:/temp/J.brd';

CmdLine: netrev -$ -5 -i G:/temp -y 1 G:/temp/#Taaaaaa01172.tmp

------ Preparing to read pst files ------

Starting to read G:/temp/pstchip.dat
   Finished reading G:/temp/pstchip.dat (00:00:00.01)
Starting to read G:/temp/pstxprt.dat
   Finished reading G:/temp/pstxprt.dat (00:00:00.00)
Starting to read G:/temp/pstxnet.dat
   Finished reading G:/temp/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


leading spaces

------ Summary Statistics ------


#1   ERROR(102) Run stopped because errors were detected

netrev run on Mar 22 17:41:07 2006
   DESIGN NAME : ' J'
   PACKAGING ON Jun 17 2005 00:56:10

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  1 errors detected
 No oversight detected
 No warning detected

请问怎样解决?

MISSING SYMBOL AS ERROR FALSE;
看看库的路径设的对不对

先设好的。没错!

我遇到的情况跟你差不多,也不知道怎样解决,那位高手帮帮忙?Cadence Design Systems, Inc. netrev 15.5 Fri Mar 24 14:31:57 2006
(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'E:/111';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/1234/1234.brd';
NEW_BOARD_NAME 'E:/1234/1234.brd';

CmdLine: netrev -$ -5 -i E:/111 -y 1 E:/1234/#Taaaaaa01296.tmp

------ Preparing to read pst files ------

Starting to read E:/111/pstchip.dat
   Finished reading E:/111/pstchip.dat (00:00:00.02)
Starting to read E:/111/pstxprt.dat
   Finished reading E:/111/pstxprt.dat (00:00:00.02)
Starting to read E:/111/pstxnet.dat
   Finished reading E:/111/pstxnet.dat (00:00:00.04)

------ Oversights/Warnings/Errors ------


illegal character(s)

------ Summary Statistics ------


#1   ERROR(102) Run stopped because errors were detected

netrev run on Mar 24 14:31:57 2006
   DESIGN NAME : '复件 2310_1080P_V0'
   PACKAGING ON Jun 17 2005 00:56:10

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  1 errors detected
 No oversight detected
 No warning detected

cpu time      0:00:16
elapsed time  0:00:00

我也有类似的问题

看来我提的还是一个有代表性的问题。哪位高手能帮忙解决一下?多谢!

帮帮忙啦!

没有高手帮忙看看吗?

没有碰到过,文件也不在手,无能为力。

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:器件定位问题?
下一篇:DXF倒入失败

PCB设计培训课程推荐详情>>

  网站地图