• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > allegro导入网络表时提示错误,大家帮忙看看到底是怎么回事

allegro导入网络表时提示错误,大家帮忙看看到底是怎么回事

录入:edatop.com     点击:

我已经把封装里的refdes和capture里的reference都对过一遍了,都是对的啊.问题到底在哪呢?

先谢谢了

Cadence Design Systems, Inc. NetRev  Wed Jul 05 09:41:36 2006
(C) Copyright 2000 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
SCHEMATIC_DIRECTORY '';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:\IDU\IDU16E1\allegro-xian\nm_pow.brd';
NEW_BOARD_NAME 'E:\IDU\IDU16E1\allegro-xian\nm_pow.brd';
UPDATE_DEPTABLE FALSE;

------ Library Paths ------
PSMPATH =  .
           symbols
           ..
           ../symbols
           D:\Cadence\PSD_14.0\share\pcb/pcb_lib/symbols
           D:\Cadence\PSD_14.0\share\pcb/allegrolib/symbols
           E:\IDU\IDU16E1\PADLIB\
           E:\IDU\IDU16E1\partlib\

PADPATH =  .
           symbols
           ..
           ../symbols
           D:\Cadence\PSD_14.0\share\pcb/pcb_lib/symbols
           D:\Cadence\PSD_14.0\share\pcb/allegrolib/symbols
           D:\PSD_DATA\
           E:\IDU\IDU16E1\padlib\


------ Preparing to read pst files ------

Starting to read E:/IDU/IDU16E1/ALLEGRO-XIAN/pstchip.dat
   Finished reading E:/IDU/IDU16E1/ALLEGRO-XIAN/pstchip.dat (00:00:00.03)
Starting to read E:/IDU/IDU16E1/ALLEGRO-XIAN/pstxprt.dat
   Finished reading E:/IDU/IDU16E1/ALLEGRO-XIAN/pstxprt.dat (00:00:00.01)
Starting to read E:/IDU/IDU16E1/ALLEGRO-XIAN/pstxnet.dat
   Finished reading E:/IDU/IDU16E1/ALLEGRO-XIAN/pstxnet.dat (00:00:00.04)

------ Oversights/Warnings/Errors ------


Unable to find device while looking for refdes.

------ Summary Statistics ------


#1   ERROR(102) Run stopped because errors were detected

netrev run on Jul 5 9:41:36 2006
   DESIGN NAME : 'SXNM'
   PACKAGING ON Oct 24 2000 23:29:53

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  1 errors detected
 No oversight detected
 No warning detected

cpu time      0:01:13
elapsed time  0:00:01

看一下库的路径

谢谢!不过psmpath和padpath都没问题。下面的这个错误提示是不是说库元件的refdes和capture中的reference不对应呢?

第一次用allegro,真不适应啊:(

------ Oversights/Warnings/Errors ------


Unable to find device while looking for refdes.

大家都没遇到过这个问题吗?楼下的筒子你遇到过吗

你做封装的时候 有没有加上DEV呢

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:请教高手!Filmmask是指什么意思?
下一篇:PCB Layout RF输入阻抗与铜铂宽度,厚度的关系

PCB设计培训课程推荐详情>>

  网站地图