• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 从CAPTURE向ALLEGRO倒出网表时出现的奇怪问题

从CAPTURE向ALLEGRO倒出网表时出现的奇怪问题

录入:edatop.com     点击:
netrev 中说检测到一个错误,但没有任何错误提示,只有一个 leading spaces ,请高手指点。

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS NEVER;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'E:/Project/OrCAD/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/Project/Allegro/EZ210E/L_EZ210E.brd';
NEW_BOARD_NAME 'E:/Project/Allegro/EZ210E/L_EZ210E.brd';

CmdLine: netrev -$ -5 -i E:/Project/OrCAD/allegro -y 3 -z E:/Project/Allegro/EZ210E/#Taaaaaa00264.tmp

------ Preparing to read pst files ------

Starting to read E:/Project/OrCAD/allegro/pstchip.dat
   Finished reading E:/Project/OrCAD/allegro/pstchip.dat (00:00:00.00)
Starting to read E:/Project/OrCAD/allegro/pstxprt.dat
   Finished reading E:/Project/OrCAD/allegro/pstxprt.dat (00:00:00.01)
Starting to read E:/Project/OrCAD/allegro/pstxnet.dat
   Finished reading E:/Project/OrCAD/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


leading spaces

------ Summary Statistics ------


#1   ERROR(102) Run stopped because errors were detected

netrev run on Nov 6 13:05:58 2006
   DESIGN NAME : ' COMUEXP'
   PACKAGING ON Jun 17 2005 00:56:10

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  1 errors detected
 No oversight detected
 No warning detected




怎么没人回答,我也是新手,ORCAD导ALLEGRO也碰到问题,大侠门都跑去哪里了?

是不是你的文件名有空格?

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:allegro中有设置VIA的grid吗?
下一篇:如果在gnd或者vcc开窗口,那么放anti etch---shape 与放etch---void是否一样?

PCB设计培训课程推荐详情>>

  网站地图