- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
导网表出现错误,请指导!
出现如下提示
esign Systems, Inc. netrev 15.5 Fri Jan 19 17:18:03 2007
(C) Copyright 2002 Cadence Design Systems, Inc.
------ Directives ------
RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'E:\brd\mpu\worklib\micronodeB\packaged';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/brd/mpu/worklib/micronodeB/physical/MPU_CPIT7.821.075_V1.2.brd';
NEW_BOARD_NAME 'MPU_CPIT7.821.075_V1.3.brd';
CmdLine: netrev -proj E:\brd\mpu\/micronodeB.cpm -5 -y 1 -O E:\brd\mpu\worklib\micronodeB\physical\MPU_CPIT7.821.075_V1.2.brd E:\brd\mpu\worklib\micronodeB\physical\MPU_CPIT7.821.075_V1.3.brd -$
------ Preparing to read pst files ------
Starting to read E:/brd/mpu/worklib/micronodeB/packaged/pstchip.dat
Finished reading E:/brd/mpu/worklib/micronodeB/packaged/pstchip.dat (00:00:00.51)
Starting to read E:/brd/mpu/worklib/micronodeB/packaged/pstxprt.dat
Finished reading E:/brd/mpu/worklib/micronodeB/packaged/pstxprt.dat (00:00:00.67)
Starting to read E:/brd/mpu/worklib/micronodeB/packaged/pstxnet.dat
Finished reading E:/brd/mpu/worklib/micronodeB/packaged/pstxnet.dat (00:00:00.78)
------ Oversights/Warnings/Errors ------
#1 ERROR(300) Net Rev fatal error detected.
Design flow is Constraint Manager enabled, pstcmdb.dat and pstxnet.dat do not appear to be from the same packaging step.
#2 ERROR(102) Run stopped because errors were detected
netrev run on Jan 19 17:18:03 2007
DESIGN NAME : 'MICRONODEB'
PACKAGING ON 19-Jan-2007 AT 17:16:41
COMPILE 'logic'
CHECK_PIN_NAMES OFF
CROSS_REFERENCE OFF
DIRECTORIES <none>
FEEDBACK OFF
INCREMENTAL OFF
INTERFACE_TYPE PHYSICAL
LIBRARIES 'standard' 'micronodeb_lib' 'putian_lib'
MASTER_LIBRARIES <none>
MAX_ERRORS 500
MERGE_MINIMUM 5
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
NET_NAME_LENGTH 24
OVERSIGHTS ON
REPLACE_CHECK OFF
SINGLE_NODE_NETS ON
SPLIT_MINIMUM 0
SUPPRESS 20
WARNINGS ON
2 errors detected
No oversight detected
No warning detected
cpu time 0:06:11
elapsed time 0:00:02
还有如何关掉 Elecrtical constraints,谢谢!
有人知道吗?
自己顶!
是不是权限的问题啊,我以前老是遇到这样。
不知道是不是软件问题 .
最好不要用HDL, 用CIS网表第三方导入.
Cadence Allegro 培训套装,视频教学,直观易学
上一篇:做一个圆角矩形的焊盘
下一篇:关于Capture的项目管理器的用途