• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > Constraint Manager专栏

Constraint Manager专栏

录入:edatop.com     点击:
有关Constraint Manager的问题大家到这里讨论!

近日看了一下Intel 865 chipset的DDR走线规则。
长度为550mil之前用5mil的线宽、5mil的间距,长度走到550-1000mil的用7mil线宽、11的间距,1000mil以后用11mil的线宽、12mil的间距。请教能不能设定一种这样的规则!请各位指点一二,谢了!

好象没有这种设置吧,有谁知道指点一下!

setup-->constrain-->space

这么简单?楼上的你是知道呢还是不知道啊?

setup-->constrain-->Electrical->Values->Max paralle:
             3000 MIL:8 MIL;4000 MIL:12 MIL;5000 MIL:20 MIL;6000 MIL:25 MIL

or:  setup->Electrical constraint SpreedSheet ->...

setup--?constrain-->spacing中7mil/w,11mil/s然后在add-->attach property shape-->bord gemomery下面的一栏选constrain area,画出一块区域就可以了.

楼上的,你这个方法有很大的局限性,有可能我线已经拉到了相应长度而线宽却不会变。
niuyb的方法我到要试试!

niuyb,请问一下NET 怎麽加上去?

niuyb,按照你的方法,怎么实现在一定长度以后线宽也变化呢?

呵呵  本来就不是变线宽地 是改变线间距地
在specctra里面设,很简单的

niuyb,请问一下NET 怎麽加上去?  谢谢!

to 13 樓
assign裡

请问有哪位高手知道怎么样设置TOP层上的DIP元件不能出线,底层可以出线的设定怎么弄。
我的亲大哥门,救救我。

我也是跟15F的朋友有相同的問題,有誰能夠救救我
anita@btc.com.tw

DZKCOOL,你过来看看呀,我郁闷死了。

请问有人试用niuyb的办法成功了吗?

我UPDRC的时候死机了。而且是N次。不知道是为什么?

liujia048:干吗要这样设定呢?是要在Allegro中设定吗?好像Specctra中可以设!
trojan:你用DB_FIX(14.1)或DB_DOCTOR(14.2)修复一下试试!

以前作的我都是粗略只在set standard value中 设定规则,现在仔细设如我想定义组,比方我在布局时把电源部分定位一组,怎么设定呢?

把一组线要定义成一个名字,然后在set standard value中 设定规则,Assignment table中设定各种类型之间的值。

怎么没有人知道那个是怎么设定的吗,DZKCOOL,客户要求那样的拉,我也没有办法呀

在15.0中设定差分线的一些设定,哪位帮我翻译一下,谢谢!
1.Enter 6 for primary gap. This gap is the distance from edge to edge between the Plusand Minus sides of the differential pair. The system will use this when interactively or auto routing these differential pairs, using a line width of 6 mils.
  Note:this line width overrides any Physical line width, when the differential modes are turned on.
2.Enter 5mils for neck gap and 4 mils for neck width.These values are used whenever you need tighter spacing, for instance when you are routing inside a Pin Grid Array.
3.Use values of .1 for Coupled Tolerance (+) and .1 for Coupled Tolerance (-). These constraints allow some leeway so that, in areas such as 45 degree routing, you do notget a DRC.
4.Minimum line spacing enter 4.9 mils. This constraint is here to guarantee that the nets never get closer than this value.This separates the minimum spacing constraint from the parameters used to define when the Diff Pair is coupled. This value must be less thanthe neck width less the Tolerance(-).
5.Set Gather control to Include.This indicates that all uncoupling,even the etch outside of the gather points will be summed and compared against the Max Uncoupled length value.Had we chosen Ignore,the etch outside of the gather points would not be summed but that amount which is ignored would still be reported in Constraint Manager.
6.Set Phase control to Static.Phase control checks to make sure that the signals get from driver to receiver at the same time.In the physical world,this means that the lengths of the nets are exactly the same,assuming that all the pins(drivers and the receivers)are coupled from the start. Any time etch becomes longer on one leg of the diff pair, the signal becomes out of PHASE. It is almost impossible to be 100 percent in PHASE, so the lengths will vary.
7.Set the Phase Tolerance to 10 mils. With Static set, this means the legs must be balanced within 10mils.This is the constraint for our second parameter:“Each individual Pair must be the same length within a specified tolerance (10 mils)”.
8.Enter 100 mils for Max Uncoupled length.
Note:Uncoupled etch is whenever the pair is greater than the PRIMARY GAP+ the PlusTolerance OR PRIMARY GAP–Minus Tolerance(same for NECK GAP and Tolerances if in neck mode).Again it is almost impossible to physically route a diff pair and achieve 100 percent coupling.Typically this value should be set at a minimum of 1/2 the distance between driver pins and receiver pins.
Note:Since there is a mix of pairs, with and without termination, create two different ECSets to complete the other required constraints. One ECSet will have additional requirements for the termination distance, and this makes sense only to the pairs with terminations.

我晕,你NB这个都往上面贴

我來班門弄斧:
1.輸入6作為間距,這個間距是正負差分信號的邊緣距離.在交互作用或自動布這些差分線時,系統將用到它,並把線寬設為6mil.
2.輸入5 mil 作為neck gap(最小的間距),4 mil作為neck width(最小線寬),這些數值在你需要緊密間距時將會用到,比如在PGA內走線時
3.用0.1作為正負誤差,這個限制允許一些偏差,因此,在45度走線時,你不會碰到DRC.
4.最小間距輸入4.9mil,這個限制這裡是為了滿足從沒比它更近間距的nets.(這句不大懂,僅作參考).最小間距設定和在差分對偶合時用戶自定義的參數以它區分開來.這個數值必須小於neck width的誤差下限.
先譯這麼多,我要下班去FB了.

5.設定gather control 為包含 include. 這表示所有未耦合的,甚至etch outside of gather points都會被統計並和Max uncoupled length 值作比較,如果選擇
忽略,the etch outside of the gather points不會被統計,但其被忽略的數量在constraint manager 中都會被報告出來.
   the etch outside of the gather points 這個俺不懂.
6.設定Phase control為靜態的 static. 相位控制檢查用來確定信號從驅動端到接受端是否在同一時間.在物理層面上,假設所有的pins(驅動端和接受端)從一開
始就耦合的,這意味著nets的長度是嚴密的相等的.在different pair中的一條線變長時,信號將異相.因為要保持相位100%相同幾乎是不可能的,所以信號長度將有
不同.
7.設定Phase Tolerance 為10mil. 和Static 設定一起,這意味著diff pairs中的兩條線誤差必須在10mil以內.這是我們第二個參數的限制:對線中單獨的每一根
線必須在指定誤差(10mil)內等長.
8.輸入100mil作為Max Uncoupled length.
  注:未耦合的線指的是對線的間距大於PRIMARY GAP+或小於PRIMARY GAP–(如果NECK模式設定的話,於此類似). 對於對對線要達到100% 的物理耦合幾乎是不可
能的.典型的這個數值應該被設為從驅動端到接收端的PINS的距離的最小值的1/2.
  注:由於會有混合PAIRS,有無終止器的區別,需要建立兩個不同的ECSet來完成其它必需的限制條件.其中一個ECSet將會有附加的對於終止器的距離的需要,
這只是對於有終結器的對線有意義
翻譯得不好,請各位指教

我在想,又不是自动布线(自动布线dzkcool不是说在stecctra里可以吗),没必要设的如此详细吧

手工布线时也有帮助啊~~~

Eric57你真NB,谢谢先,这个应该是在Electric constrant set中对差分队进行设置把

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:allegro里公司LOGO可以用什么办法直接导到PCB板上!
下一篇:在allegro里怎样添加原理图里没有的器件,并分配网络

PCB设计培训课程推荐详情>>

  网站地图