- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
输入网络表出现错误!
刚刚学习cadence,请大侠指教,这个是什么错误,在导入网络表时候出现的错误
------ Directives ------
RIPUP_ETCH TRUE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'E:/板设计文件';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/板设计文件/shunting_brd_wizard.brd';
NEW_BOARD_NAME 'E:/板设计文件/shunting_brd_wizard.brd';
CmdLine: netrev -$ -i E板设计文件 -x -t -y 1 E板设计文件/#Taaaaaa02724.tmp
------ Preparing to read pst files ------
#1 ERROR(24) File not found
Packager files not found
#2 ERROR(102) Run stopped because errors were detected
netrev run on Jul 13 20:00:44 2008
COMPILE 'logic'
CHECK_PIN_NAMES OFF
CROSS_REFERENCE OFF
FEEDBACK OFF
INCREMENTAL OFF
INTERFACE_TYPE PHYSICAL
MAX_ERRORS 500
MERGE_MINIMUM 5
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
NET_NAME_LENGTH 24
OVERSIGHTS ON
REPLACE_CHECK OFF
SINGLE_NODE_NETS ON
SPLIT_MINIMUM 0
SUPPRESS 20
WARNINGS ON
2 errors detected
No oversight detected
No warning detected
cpu time 0:01:27
elapsed time 0:00:00
顺便问下Packager files应该放在什么地方啊 ,我的元件封装都是自己做的。
封装有错误
楼上说对了~
要么是你原理图中的器件的封装在PCB中没有,或者是PCB的封装路径没有设置正确。
Cadence Allegro 培训套装,视频教学,直观易学
上一篇:求助:ALLEGRO封装路径设置?
下一篇:出gerber时总是缺少孔