• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 新手,输入网络表有错

新手,输入网络表有错

录入:edatop.com     点击:

出错的netrev.lst

------ Directives ------

RIPUP_ETCH TRUE;
RIPUP_SYMBOLS ALWAYS;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'E:/USE cadence/try2/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/USE cadence/board wizard/demo.brd';
NEW_BOARD_NAME 'E:/USE cadence/board wizard/demo.brd';

CmdLine: netrev -$ -5 -i E:/USE cadence/try2/allegro -x -u -t -y 1 -z E:/USE cadence/board wizard/#Taaaaaa00844.tmp

------ Preparing to read pst files ------

Starting to read E:/USE cadence/try2/allegro/pstchip.dat
   Finished reading E:/USE cadence/try2/allegro/pstchip.dat (00:00:00.00)
Starting to read E:/USE cadence/try2/allegro/pstxprt.dat
   Finished reading E:/USE cadence/try2/allegro/pstxprt.dat (00:00:00.00)
Starting to read E:/USE cadence/try2/allegro/pstxnet.dat
   Finished reading E:/USE cadence/try2/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


#1   WARNING(304) Device/Symbol check warning detected.

Symbol 'LED' for device 'LED_LED_LED' not found in PSMPATH or must be "dbdoctor"ed.

#2   WARNING(304) Device/Symbol check warning detected.

Symbol 'SM_0805' for device 'R_SM_0805_R' not found in PSMPATH or must be "dbdoctor"ed.

------ Library Paths ------
MODULEPATH =  .
           e:/Cadence/SPB_15.7/share/local/pcb/modules

PSMPATH =  .
           symbols
           ..
           ../symbols
           e:/Cadence/SPB_15.7/share/local/pcb/symbols
           e:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
           e:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols

PADPATH =  .
           symbols
           ..
           ../symbols
           e:/Cadence/SPB_15.7/share/local/pcb/padstacks
           e:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
           e:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols


------ Summary Statistics ------


netrev run on Sep 4 13:32:32 2008
   DESIGN NAME : 'TRY2'
   PACKAGING ON May 28 2006 22:05:31

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
  2 warnings detected

---------------------------------------------

我刚学没多久,只画了简单的只有电阻和LED的电路图,可是输入网络表的时候出错,我不大看的懂,请大家帮忙,万分感激

已经解决

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:求PROTEL 99se到ALLEGRO的网表导出方法(急)
下一篇:破了16.01,但是capture不能用

PCB设计培训课程推荐详情>>

  网站地图