• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > orcad原理图网表到allegro,这样的提示是什么意思?

orcad原理图网表到allegro,这样的提示是什么意思?

录入:edatop.com     点击:

Cadence Design Systems, Inc. netrev 15.1 Mon Dec 27 14:54:23 2004(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;RIPUP_SYMBOLS NEVER;MISSING SYMBOL AS ERROR FALSE;SCHEMATIC_DIRECTORY 'G:\2004\12\ex\allegro';BOARD_DIRECTORY '';OLD_BOARD_NAME 'F:\EXCECISE\02.brd';NEW_BOARD_NAME 'F:\EXCECISE\02.brd';

CmdLine: netrev -$ -5 -i G:\2004\12\ex\allegro -y 3 F:\EXCECISE\#Taaaaaa01840.tmp

------ Preparing to read pst files ------

Starting to read G:/2004/12/ex/allegro/pstchip.dat Finished reading G:/2004/12/ex/allegro/pstchip.dat (00:00:00.00)Starting to read G:/2004/12/ex/allegro/pstxprt.dat Finished reading G:/2004/12/ex/allegro/pstxprt.dat (00:00:00.00)Starting to read G:/2004/12/ex/allegro/pstxnet.dat Finished reading G:/2004/12/ex/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------

------ Library Paths ------MODULEPATH = . e:\Cadence15\PSD_15.1\share\local\pcb/modules

PSMPATH = . symbols .. ../symbols e:\Cadence15\PSD_15.1\share\local\pcb/symbols e:\Cadence15\PSD_15.1\share\pcb/pcb_lib/symbols e:\Cadence15\PSD_15.1\share\pcb/allegrolib/symbols

PADPATH = . symbols .. ../symbols e:\Cadence15\PSD_15.1\share\local\pcb/padstacks e:\Cadence15\PSD_15.1\share\pcb/pcb_lib/symbols e:\Cadence15\PSD_15.1\share\pcb/allegrolib/symbols

------ Summary Statistics ------

netrev run on Dec 27 14:54:23 2004 DESIGN NAME : 'WORK1' PACKAGING ON Oct 29 2003 09:48:42

COMPILE 'logic' CHECK_PIN_NAMES OFF CROSS_REFERENCE OFF FEEDBACK OFF INCREMENTAL OFF INTERFACE_TYPE PHYSICAL MAX_ERRORS 500 MERGE_MINIMUM 5 NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|' NET_NAME_LENGTH 24 OVERSIGHTS ON REPLACE_CHECK OFF SINGLE_NODE_NETS ON SPLIT_MINIMUM 0 SUPPRESS 20 WARNINGS ON

No error detected No oversight detected No warning detected

cpu time 0:00:16elapsed time 0:00:00

我的出現這樣的error

怎麼解決阿

Cadence Design Systems, Inc. netrev 15.1 Mon Dec 27 16:23:17 2004(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;RIPUP_SYMBOLS NEVER;MISSING SYMBOL AS ERROR FALSE;SCHEMATIC_DIRECTORY 'E:\Work\y1-PSpiceFiles\allegro';BOARD_DIRECTORY '';OLD_BOARD_NAME 'y1.brd';NEW_BOARD_NAME 'y1.brd';

CmdLine: netrev -$ -5 -i E:\Work\y1-PSpiceFiles\allegro -y 3 E:\TASK\FEELING_HUANG\V40051\BRD\#Taaaaaa01668.tmp

------ Preparing to read pst files ------

Starting to read E:/Work/y1-PSpiceFiles/allegro/pstchip.dat Finished reading E:/Work/y1-PSpiceFiles/allegro/pstchip.dat (00:00:00.00)Starting to read E:/Work/y1-PSpiceFiles/allegro/pstxprt.dat Finished reading E:/Work/y1-PSpiceFiles/allegro/pstxprt.dat (00:00:00.00)Starting to read E:/Work/y1-PSpiceFiles/allegro/pstxnet.dat Finished reading E:/Work/y1-PSpiceFiles/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------

#1 ERROR(302) Device library error detected.

Problems with device '74LS74A_DIP.100/14/W.300/L.800_'. JEDEC_TYPE property 'DIP.100/14/W.300/L.800' is illegal: 'Package name is not legal.'.

Device '74LS74A_DIP.100/14/W.300/L.800_' has library errors. Unable to transfer to Allegro.

------ Summary Statistics ------

#2 ERROR(102) Run stopped because errors were detected

netrev run on Dec 27 16:23:17 2004 DESIGN NAME : 'Y1' PACKAGING ON Oct 29 2003 09:48:42

COMPILE 'logic' CHECK_PIN_NAMES OFF CROSS_REFERENCE OFF FEEDBACK OFF INCREMENTAL OFF INTERFACE_TYPE PHYSICAL MAX_ERRORS 500 MERGE_MINIMUM 5 NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|' NET_NAME_LENGTH 24 OVERSIGHTS ON REPLACE_CHECK OFF SINGLE_NODE_NETS ON SPLIT_MINIMUM 0 SUPPRESS 20 WARNINGS ON

2 errors detected No oversight detected No warning detected

cpu time 0:00:03elapsed time 0:00:00

你的error改了呢?'Package name is not legal  有非法字符,改了以后再试试!

回复 3# lingzhaoling

    我的出现一个错误没有package,能生成layout网表,不能生成allegro网表?怎么解决?

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:PCB LAYOUT的设计报价如何?
下一篇:请教一个关于EMI的问题

PCB设计培训课程推荐详情>>

  网站地图