- 易迪拓培训,专注于微波、射频、天线设计工程师的培养
Protel转Cadence时使用LayoutToAllegro出现问题！
录入：edatop.com 点击：
先用protel99se导出pcb ascii格式文件，然后转化生成max文件，再通过layout2allegro转化成brd文件时出现警告和错误，如下图：
WARNING: In create package pin -- can't find padstack Sqr:0_087_TOP. Continuing.
WARNING: In create package pin -- can't find padstack Sqr:0_087_TOP. Continuing.
WARNING: In create package pin -- can't find padstack Sqr:0_060_TOP. Continuing.
WARNING: In create package pin -- can't find padstack Sqr:0_060_TOP. Continuing.
ERROR device file for more information. in igu_inst_pksym - can't add sym TP_CZ_3 inst at x -20490 y 20987.Continuing.
ERROR Pin numbers do not match between symbol and component. Run dev_check on device file for more information. in igu_inst_pksym - can't add sym TP_CZ_19 inst at x -280 y 1390.Continuing.
ERROR Pin numbers do not match between symbol and component. Run dev_check on device file for more information. in igu_inst_pksym - can't add sym TP_LED_53 inst at x 2080 y 6940.Continuing.
能转成brd文件，但是在打开之后就会出现所有元件均没连上的问题。全部都有飞线。全被都没连上。不知道怎么解决。请教高手！谢谢
WARNING: In create package pin -- can't find padstack Sqr:0_087_TOP. Continuing.
WARNING: In create package pin -- can't find padstack Sqr:0_087_TOP. Continuing.
WARNING: In create package pin -- can't find padstack Sqr:0_060_TOP. Continuing.
WARNING: In create package pin -- can't find padstack Sqr:0_060_TOP. Continuing.
ERROR device file for more information. in igu_inst_pksym - can't add sym TP_CZ_3 inst at x -20490 y 20987.Continuing.
ERROR Pin numbers do not match between symbol and component. Run dev_check on device file for more information. in igu_inst_pksym - can't add sym TP_CZ_19 inst at x -280 y 1390.Continuing.
ERROR Pin numbers do not match between symbol and component. Run dev_check on device file for more information. in igu_inst_pksym - can't add sym TP_LED_53 inst at x 2080 y 6940.Continuing.
能转成brd文件，但是在打开之后就会出现所有元件均没连上的问题。全部都有飞线。全被都没连上。不知道怎么解决。请教高手！谢谢
Cadence Allegro 培训套装，视频教学，直观易学
上一篇：Manufacture/silkcreen/auto silkcreen,点silkcreen后结果好象没有什么样变化。
下一篇：差分线间距走多少合理？
