• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 紧急求救:请问一下各位高手这个ORCAD错误是什么意思?什么改正呢?

紧急求救:请问一下各位高手这个ORCAD错误是什么意思?什么改正呢?

录入:edatop.com     点击:

紧急求救!请问一下各位高手,以下是我从ORCAD导入ALLEGRO的错误报告,请问是什么意思呢?什么改呢?!

********************************************************************************
*
* Updating Allegro Board
*
********************************************************************************
Netlist Directory:
c:\dvb-t\allegro
Input Allegro Board:
C:\DVB-T\DVB_T.brd
Output Allegro Board:
c:\dvb-t\allegro\dvb_tv2.brd

Spawning... netrev.exe -5 -y 1  -i "c:\dvb-t\allegro" "C:\DVB-T\DVB_T.brd" "c:\dvb-t\allegro\dvb_tv2.brd"
Reading File : c:/dvb-t/allegro/pstchip.dat                
(00:00:00.01)
Reading File : c:/dvb-t/allegro/pstxprt.dat                
(00:00:00.01)
Reading File : c:/dvb-t/allegro/pstxnet.dat                
(00:00:00.03)
Starting to process component instances
   Finished component instance processing
Starting to check device models
   Finished checking device models
Starting to process nets
   Finished net processing
Starting to process slot properties
   Finished slot property processing
Starting to process component instance properties
   Finished component instance property processing

netrev run on Nov 27 14:55:20 2007
   DESIGN NAME : 'DVB_TV2'
   PACKAGING ON Apr  6 2004 19:58:38


  2 errors detected
 No oversight detected
 No warning detected

cpu time      0:00:35
elapsed time  0:00:01


Exiting... netrev.exe -5 -y 1  -i "c:\dvb-t\allegro" "C:\DVB-T\DVB_T.brd" "c:\dvb-t\allegro\dvb_tv2.brd"
Cadence Design Systems, Inc. netrev 15.2 Tue Nov 27 14:55:20 2007
(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'c:\dvb-t\allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'C:\DVB-T\DVB_T.brd';
NEW_BOARD_NAME 'dvb_tv2.brd';

CmdLine: netrev.exe -5 -y 1 -i c:\dvb-t\allegro C:\DVB-T\DVB_T.brd c:\dvb-t\allegro\dvb_tv2.brd

------ Preparing to read pst files ------

Starting to read c:/dvb-t/allegro/pstchip.dat
   Finished reading c:/dvb-t/allegro/pstchip.dat (00:00:00.01)
Starting to read c:/dvb-t/allegro/pstxprt.dat
   Finished reading c:/dvb-t/allegro/pstxprt.dat (00:00:00.01)
Starting to read c:/dvb-t/allegro/pstxnet.dat
   Finished reading c:/dvb-t/allegro/pstxnet.dat (00:00:00.03)

------ Oversights/Warnings/Errors ------


#1   ERROR(305) Device/Symbol check error detected.

Symbol 'MXL5003' for device 'CONN41_MXL5003_MXL5003S' has no refdes.

------ Library Paths ------
MODULEPATH =  .
           C:\Cadence\SPB_15.2\share\local\pcb/modules

PSMPATH =  .
           symbols
           ..
           ../symbols
           C:\Cadence\SPB_15.2\share\local\pcb/symbols
           C:\Cadence\SPB_15.2\share\pcb/pcb_lib/symbols
           C:\Cadence\SPB_15.2\share\pcb/allegrolib/symbols

PADPATH =  .
           symbols
           ..
           ../symbols
           C:\Cadence\SPB_15.2\share\local\pcb/padstacks
           C:\Cadence\SPB_15.2\share\pcb/pcb_lib/symbols
           C:\Cadence\SPB_15.2\share\pcb/allegrolib/symbols


------ Summary Statistics ------


#2   ERROR(102) Run stopped because errors were detected

netrev run on Nov 27 14:55:20 2007
   DESIGN NAME : 'DVB_TV2'
   PACKAGING ON Apr  6 2004 19:58:38

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  2 errors detected
 No oversight detected
 No warning detected

cpu time      0:00:35
elapsed time  0:00:01

*** Done ***

********************************************************************************
*
* Spawing Allegro
*
********************************************************************************

干嘛都没人告诉我啊!伤心啊!

Symbol 'MXL5003' for device 'CONN41_MXL5003_MXL5003S' has no refdes

这个器件没refdes就是标号。加上去,即解决这个问题

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:allegro 16.5 concept hdl 原理图打包时候输出brd的问题
下一篇:我的allegro怎么找不到建立模块选项?

PCB设计培训课程推荐详情>>

  网站地图