# Stacked Chip 32M (×16) Boot Block Flash and 4M (×16) SRAM

(Model No.: LRS1380J)

Spec No.: EL147071

Issue Date: July 18, 2002



<u>To;</u>	SPEC No. E L 1 4 7 0 7 1  ISSUE: Jul. 18. 2002
SPEC	IFICATIONS
	6) Flash Memory +4M (x16) SRAM  LRS 1 3 8 0 J
Model No.	(LRS1380J)
*This specifications contains <u>5</u> *Refer to LH28F320BF, LH28	50 pages including the cover and appendix. F640BF, LH28F128BF Series Appendix (FUM00701).
CUSTOMERS ACCEPTANCE  DATE:	
BY:	PRESENTED  BY:  N. HONDO  Dept. General Manager
	Product Development Dept. I

Froduct Development Dept. I Flash Memory Division Integrated Circuits Group SHARP CORPORATION



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - · Office electronics
    - · Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - · Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



**SHARP** 

1

#### Contents

1. Description
2. Pin Configuration.   3
3. Truth Table53.1 Bus Operation53.2 Simultaneous Operation Modes Allowed with Four Planes6
4. Block Diagram
5. Command Definitions for Flash Memory       8         5.1 Command Definitions       8         5.2 Identifier Codes and OTP Address for Read Operation       10         5.3 OTP Block Address Map       11         5.4 Functions of Block Lock and Block Lock-Down       11         5.5 Block Locking State Transitions upon Command Write       12         5.6 Block Locking State Transitions upon F-WP Transition       12
6. Status Register Definition
7. Memory Map for Flash Memory
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory       20         12.1 AC Test Conditions       20         12.2 Read Cycle       20         12.3 Write Cycle (F-WE / F-CE Controlled)       21         12.4 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance       22         12.5 Flash Memory AC Characteristics Timing Chart       23         12.6 Reset Operations       26
13. AC Electrical Characteristics for SRAM       27         13.1 AC Test Conditions       27         13.2 Read Cycle       27         13.3 Write Cycle       28         13.4 SRAM AC Characteristics Timing Chart       29
14. Data Retention Characteristics for SRAM
15. Notes
16. Flash Memory Data Protection
17. Design Considerations
18. Related Document Information   35
19. Package and Packing Specification



#### 1. Description

SHARP

The LRS1380J is a combination memory organized as 2,097,152 x16 bit flash memory and 262,144 x16 bit static RAM in one package.

#### Features

- 2.7V to 3.3V - Power supply -25°C to +85°C - Operating temperature
- Not designed or rated as radiation hardened
- 72pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon

#### Flash Memory

- Access Time 70 ns (Max.)
- Power supply current (The current for F-V<sub>CC</sub> pin and F-V<sub>PP</sub> pin)

25 mA (Max.  $t_{CYCLE} = 200$ ns, CMOS Input) Read

Word write 60 mA (Max.) Block erase 30 mA(Max.)

(Max. F- $\overline{RST}$  = GND  $\pm$  0.2V, Reset Power-Down  $25 \mu A$ 

 $I_{OUT} (F-RY/\overline{BY}) = 0mA)$ 

(Max. F- $\overline{\text{CE}}$  = F- $\overline{\text{RST}}$  = F-V<sub>CC</sub> ± 0.2V) Standby 25 μΑ

- Optimized Array Blocking Architecture

Eight 4K-word Parameter Blocks

Sixty-Three 32K-word Main Blocks

Top Parameter Location

- Extended Cycling Capability

100,000 Block Erase Cycles  $(F-V_{PP} = 1.65V \text{ to } 3.3V)$ 

1,000 Block Erase Cycles and total 80 hours (F-V<sub>PP</sub> = 11.7V to 12.3V)

- Enhanced Automated Suspend Options

Word Write Suspend to Read

Block Erase Suspend to Word Write

Block Erase Suspend to Read

- OTP Block
  - 4 Word + 4 Word Array

#### **SRAM**

- Access Time 70 ns (Max.)
- Power Supply current

Operating current 50 mA (Max.  $t_{RC}$ ,  $t_{WC} = Min.$ )

> (Max.  $t_{RC}$ ,  $t_{WC} = 1\mu s$ , CMOS Input) 8 mA

Standby current 25 μΑ (Max.)

 $(Max. S-V_{CC} = 3.0V)$ Data retention current 25 μΑ



#### 2. Pin Configuration - INDEX (TOP View) 2 3 4 5 7 8 9 10 6 11 12 NC A NC **A**11 A15 GND NCNC DQ15 DQ14 DQ7 В F-RY/BY C DQ13 DQ6 DQ4 DQ5 NC (F-RST) DQ12 D DQ11 T3 DQ10 DQ2 DQ3 Е DQ9 $(S-\overline{UB})$ $S-\overline{OE}$ F NC DQ8 DQ0 DQ1 S-CE1 G **A**7 **A**6 **A**3 A2 $A_1$ F-CE $F-\overline{OE}$ Η GND NC NC

Note) From T<sub>1</sub> to T<sub>3</sub> pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.

Pin	Description	Type		
A <sub>0</sub> to A <sub>16</sub>	Address Inputs (Common)	Input		
F-A <sub>17</sub> to F-A <sub>20</sub>	Address Inputs (Flash)	Input		
S-A <sub>17</sub>	Address Input (SRAM)	Input		
F-CE	Chip Enable Inputs (Flash)	Input		
$S-\overline{CE}_1$ , $S-CE_2$	Chip Enable Inputs (SRAM)	Input		
F-WE	Write Enable Input (Flash)	Input		
S-WE	Write Enable Input (SRAM)	Input		
F-OE	Output Enable Input (Flash)	Input		
S-OE	Output Enable Input (SRAM)	Input		
S-LB	SRAM Byte Enable Input (DQ <sub>0</sub> to DQ <sub>7</sub> )	Input		
S- <del>UB</del>	SRAM Byte Enable Input (DQ <sub>8</sub> to DQ <sub>15</sub> )	Input		
F-RST	$\label{eq:Reset Power Down Input (Flash)} \\ \text{Block erase and Write : V}_{IH} \\ \text{Read : V}_{IH} \\ \text{Reset Power Down : V}_{IL} \\$			
F-WP	Write Protect Input (Flash) When $F-\overline{WP}$ is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When $F-\overline{WP}$ is $V_{IH}$ , lock-down is disabled.	Input		
F-RY/ <del>BY</del>	Ready/Busy Output (Flash) During an Erase or Write operation : V <sub>OL</sub> Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output		
DQ <sub>0</sub> to DQ <sub>15</sub>	Data Inputs and Outputs (Common)	Input / Output		
F-V <sub>CC</sub>	Power Supply (Flash)	Power		
S-V <sub>CC</sub>	Power Supply (SRAM)	Power		
F-V <sub>PP</sub>	Monitoring Power Supply Voltage (Flash) Block Erase and Write: $F-V_{PP} = V_{PPH1/2}$ All Blocks Locked: $F-V_{PP} < V_{PPLK}$	Input		
GND	GND (Common)	Power		
NC	Non Connection	-		
T <sub>1</sub> to T <sub>3</sub>	Test pins (Should be all open)	_		

#### 3. Truth Table

#### 3.1 Bus Operation<sup>(1)</sup>

Flash	SRAM	Notes	F-CE	F-RST	F-OE	F-WE	$S-\overline{CE}_1$	S-CE <sub>2</sub>	S-OE	S-WE	S- <del>LB</del>	S-UB	DQ <sub>0</sub> to DQ <sub>15</sub>
Read		3,5			L								(7)
Output Disable	Standby	5	L	Н	Н	Н	(8)		X	X	X	X	High-Z
Write		2,3,4,5				L							$D_{IN}$
	Read	5							L	Н		(9	))
Standby	Output Disable	5	Н	Н	X	X	L	Н	Н	Н	X	X	High-Z
	Write	5							X	L	(9)		
	Read	5,6							L	Н		(9	9)
Reset Power Down	Output Disable	5,6	X	L	X	X	L	Н	Н	Н	X	X	High-Z
	Write	5,6							X	L		(9	))
Standby		5	Н	Н									
Reset Power Down	Standby	5,6	X	L	X	X	(8)	3)	X	X	X	X	High-Z

#### Notes:

- 1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when F-V<sub>PP</sub> =  $V_{PPH1/2}$  and F-V<sub>CC</sub> = 2.7V to 3.3V.

Command writes involving full chip erase is reliably executed when  $F-V_{PP}=V_{PPH1}$  and  $F-V_{CC}=2.7V$  to 3.3V. Block erase, full chip erase, (page buffer) program or OTP program with  $F-V_{PP} < V_{PPH1/2}$  (Min.) produce spurious results and should not be attempted.

- 3. Never hold  $F-\overline{OE}$  low and  $F-\overline{WE}$  low at the same timing.
- 4. Refer Section 5. Command Definitions for Flash Memory valid D<sub>IN</sub> during a write operation.
- 5.  $F-\overline{WP}$  set to  $V_{IL}$  or  $V_{IH}$ .
- 6. Electricity consumption of Flash Memory is lowest when  $F-\overline{RST} = GND \pm 0.2V$ .

#### 7. Flash Read Mode

7. I labil iteaa 110ac								
Mode	Address	DQ <sub>0</sub> to DQ <sub>15</sub>						
Read Array	X	$D_{OUT}$						
Read Identifier Codes/OTP	See 5.2	See 5.2						
Read Query	Refer to the Appendix	Refer to the Appendix						

#### 8. SRAM Standby Mode

$S-\overline{CE}_1$	S-CE <sub>2</sub>
Н	X
X	L

#### 9. S-UB, S-LB Control Mode

S- <del>LB</del>	S-UB	DQ <sub>0</sub> to DQ <sub>7</sub>	DQ <sub>8</sub> to DQ <sub>15</sub>
L	L	$D_{OUT}/D_{IN}$	$D_{OUT}/D_{IN}$
L	Н	$D_{OUT}/D_{IN}$	High-Z
Н	L	High-Z	$D_{OUT}/D_{IN}$

3.2 Simultaneous Operation Modes Allowed with Four Planes<sup>(1, 2)</sup>


	THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:										
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	
Read Array	X	X	X	X	X	X		X		X	X
Read ID/OTP	X	X	X	X	X	X		X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X		X		X	X
Word Program	X	X	X	X							X
Page Buffer Program	X	X	X	X							X
OTP Program			X								
Block Erase	X	X	X	X							
Full Chip Erase			X								
Program Suspend	X	X	X	X							X
Block Erase Suspend	X	X	X	X	X	X				X	

#### Notes:

- 1. "X" denotes the operation available.
- 2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing.

Commands must be written to an address within the block targeted by that command.



#### 5. Command Definitions for Flash Memory<sup>(11)</sup>

#### 5.1 Command Definitions

	Bus		F	irst Bus Cyc	le	Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Address <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Address <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1	2	Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	2,3,4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	2,3,4	Write	PA	98H	Read	QA	QD
Read Status Register	2	2,3	Write	PA	70H	Read	PA	SRD
Clear Status Register	1	2	Write	PA	50H			
Block Erase	2	2,3,5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	2,5,9	Write	X	30H	Write	X	D0H
Program	2	2,3,5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	2,3,5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	2,8,9	Write	PA	В0Н			
Block Erase and (Page Buffer) Program Resume	1	2,8,9	Write	PA	D0H			
Set Block Lock Bit	2	2	Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	2,10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2	2	Write	BA	60H	Write	BA	2FH
OTP Program	2	2,3,9	Write	OA	С0Н	Write	OA	OD
Set Partition Configuration Register	2	2,3	Write	PCRC	60H	Write	PCRC	04Н

- 1. Bus operations are defined in 3.1 Bus Operation.
- 2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.
  - X=Any valid address within the device.
  - PA=Address within the selected partition.
  - IA=Identifier codes address (See 5.2 Identifier Codes and OTP Address for Read Operation).
  - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
  - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
  - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
  - OA=Address of OTP block to be read or programmed (See 5.3 OTP Block Address Map).
  - PCRC=Partition configuration register code presented on the address A<sub>0</sub>-A<sub>15</sub>.
- 3. ID=Data read from identifier codes (See 5.2 Identifier Codes and OTP Address for Read Operation).
  - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details. SRD=Data read from status register. See 6. Status Register Definition for a description of the status register bits.
  - WD=Data to be programmed at location WA. Data is latched on the rising edge of  $F-\overline{WE}$  or  $F-\overline{CE}$  (whichever goes high first).
  - OD=Data to be programmed at location OA. Data is latched on the rising edge of  $F-\overline{WE}$  or  $F-\overline{CE}$  (whichever goes high first). N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See 5.2 Identifier Codes and OTP Address for Read Operation).
  - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when F-RST is V<sub>IH</sub>.



- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when  $F-\overline{WP}$  is  $V_{IL}$ . When  $F-\overline{WP}$  is  $V_{IH}$ , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

#### 5.2 Identifier Codes and OTP Address for Read Operation

	Code	Address $[A_{15}-A_0]^{(4)}$	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	
Device Code	32M Top Parameter Device Code	0001H	00B4H	1
	Block is Unlocked		$DQ_0 = 0$	2
	Block is Locked	Block	$DQ_0 = 1$	2
Block Lock Configuration Code	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3
OTP	OTP Lock	0080H	OTP-LK	5
OTF	OTP	0081-0088H	OTP	6


#### Notes:

- 1. Top parameter device has its parameter blocks in the plane 3 (The highest address).
- 2.  $DQ_{15}$ - $DQ_2$  is reserved for future implementation.
- 3. PCRC=Partition Configuration Register Code.
- 4. The address  $A_{20}$ - $A_{16}$  are shown in below table for reading the manufacturer, device, lock configuration, device configuration code and OTP data.
  - The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).
  - See Chapter 6. Partition Configuration Register Definition (P.15) for the partition configuration register.
- 5. OTP-LK=OTP Block Lock configuration.
- 6. OTP=OTP Block data.

#### Identifier Codes and OTP Address for Read Operation on Partition Configuration (32M-bit device)

Partit	ion Configuration Re	gister	Address (32M-bit device)
PCR.10	PCR.9	PCR.8	$[A_{20}-A_{16}]$
0	0	0	00H
0	0	1	00H or 08H
0	1	0	00H or 10H
1	0	0	00H or 18H
0	1	1	00H or 08H or 10H
1	1	0	00H or 10H or 18H
1	0	1	00H or 08H or 18H
1	1	1	00H or 08H or 10H or 18H

#### 5.3 OTP Block Address Map



OTP Block Address Map for OTP Program (The area outside 80H - 88H cannot be used.)

#### 5.4 Functions of Block Lock<sup>(1)</sup> and Block Lock-Down

		(2)			
State	F-WP	DQ <sub>1</sub> <sup>(2)</sup>	$DQ_0^{(2)}$	State Name	Erase/Program Allowed (3)
[000]	0	0	0	Unlocked	Yes
[001] <sup>(4)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(4)</sup>	1	0	1	Locked	No
[110] <sup>(5)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

- 1. OTP (One Time Program) block has the lock function which is different from those described above.
- 2.  $DQ_0 = 1$ : a block is locked;  $DQ_0 = 0$ : a block is unlocked.  $DQ_1 = 1$ : a block is locked-down;  $DQ_1 = 0$ : a block is not locked-down.
- 3. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 4. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (F- $\overline{\text{WP}}$  = 0) or [101] (F- $\overline{\text{WP}}$  = 1), regardless of the states before power-off or reset operation.
- 5. When F- $\overline{\text{WP}}$  is driven to  $V_{\text{IL}}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

#### 5.5 Block Locking State Transitions upon Command Write<sup>(4)</sup>

Current State				Result after Lock Command Written (Next State)			
State	F-WP	$DQ_1$	$DQ_0$	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>	
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>	
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]	
[011]	0	1	1	No Change	No Change	No Change	
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>	
[101]	1	0	1	No Change	[100]	[111]	
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>	
[111]	1	1	1	No Change	[110]	No Change	

#### Notes:

- "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0 = 0$ ), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that  $F-\overline{WP}$  is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

#### 5.6 Block Locking State Transitions upon F-WP Transition<sup>(4)</sup>

D : C. (	Current State				Result after F-WP Transition (Next State)		
Previous State	State	F-WP	$DQ_1$	$DQ_0$	$F-\overline{WP}=0{\rightarrow}1^{(1)}$	$F-\overline{WP} = 1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-	
Other than [110] <sup>(2)</sup>	[011]	0	1	1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] <sup>(3)</sup>	
-	[111]	1	1	1	-	[011]	

- 1. "F- $\overline{WP} = 0 \rightarrow 1$ " means that F- $\overline{WP}$  is driven to  $V_{IH}$  and "F- $\overline{WP} = 1 \rightarrow 0$ " means that F- $\overline{WP}$  is driven to  $V_{IL}$ .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When F- $\overline{\text{WP}}$  is driven to  $V_{\text{IL}}$  in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

#### 6. Status Register Definition

#### Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

#### SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

#### SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

#### SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

#### SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

- 1 = Error in Block Erase or Full Chip Erase
- 0 = Successful Block Erase or Full Chip Erase

#### SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS)

- 1 = Error in (Page Buffer) Program or OTP Program
- 0 = Successful (Page Buffer) Program or OTP Program

#### $SR.3 = F-V_{PP} STATUS (VPPS)$

- $1 = F-V_{PP}$  LOW Detect, Operation Abort
- $0 = F V_{pp} OK$

#### SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

- 1 = (Page Buffer) Program Suspended
- 0 = (Page Buffer) Program in Progress/Completed

#### SR.1 = DEVICE PROTECT STATUS (DPS)

- 1 = Erase or Program Attempted on a Locked Block, Operation Abort
- 0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

#### Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or F-RY/BY to determine block erase, full chip erase, (page buffer) program or OTP program completion. SR.6 - SR.1 are invalid while SR.7= "0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of F-V<sub>PP</sub> level. The WSM interrogates and indicates the F-V<sub>PP</sub> level only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when F-V<sub>PP</sub>≠V<sub>PPH1/2</sub> or V<sub>PPLK</sub>.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

		E	xtended Status F	Register Definiti	on		
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

		Partit	ion Configurati	on Register Defi	nition		
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.10-8 = PA 000 = No 001 = Plar (de 010 = Plar	ESERVED FOR ENHANCEMEN ARTITION CON partitioning. Dua ne1-3 are merged fault in a bottom ne 0-1 and Plane tition respectivel	TS (R) FIGURATION (all Work is not all into one partitiparameter device-3 are merged in the state of the stat	lowed. on. ce)	Eac resp bety	e are four partitich plane correctively. Dual ween any two pa	responds to work operations.	each partition on is available

100 = Plane 0-2 are merged into one partition. (default in a top parameter device) Notes:

- operation is available between any two partitions.
- 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work See the table below for more details. operation is available between any two partitions.
- 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.

011 = Plane 2-3 are merged into one partition. There are After power-up or device reset, PCR10-8 (PC2-0) is set to three partitions in this configuration. Dual work "001" in a bottom parameter device and "100" in a top parameter device.

PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when polling the partition configuration register.

#### **Partition Configuration**

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	PLANE3  PLANE1  PLANE1  PLANE0	0 1 1	PARTITION2 PARTITION1 PARTITION0  BLANE  BLA
0 0 1	0/OITITRAG   I/OITITRAG   BLANE3   BLANE1   BLANE2   BLANE1   BLANE2   BLAN	1 1 0	PARTITION2 PARTITION1 PARTITION0  LANE  PLANE  LANE  L
0 1 0	0/OITITARA INOITITARA BEANES BLANES B	1 0 1	PARTITION2 PARTITION PARTITION BLANE
1 0 0	0/OITITAAA I/OITITAAA BEANE3 B	1 1 1	PARTITION3 PARTITION2 PARTITION1 PARTITION0  BLANE  PARTITION3 PARTITION2 PARTITION1 PARTITION0  BLANE  BLA



#### 7. Memory Map for Flash Memory

#### BLOCK NUMBER ADDRESS RANGE

70	4K-WORD	1FF000h - 1FFFFFh
69	4K-WORD	1FE000h - 1FEFFFh
68	4K-WORD	1FD000h - 1FDFFFh
67	4K-WORD	1FC000h - 1FCFFFh
66	4K-WORD	1FB000h - 1FBFFFh
65	4K-WORD	1FA000h - 1FAFFFh
64	4K-WORD	1F9000h - 1F9FFFh
63	4K-WORD	1F8000h - 1F8FFFh
62	32K-WORD	1F0000h - 1F7FFFh
61	32K-WORD	1E8000h - 1EFFFFh
60	32K-WORD	1E0000h - 1E7FFFh
59	32K-WORD	1D8000h - 1DFFFFh
58	32K-WORD	1D0000h - 1D7FFFh
57	32K-WORD	1C8000h - 1CFFFFh
56	32K-WORD	1C0000h - 1C7FFFh
55	32K-WORD	1B8000h - 1BFFFFh
54	32K-WORD	1B0000h - 1B7FFFh
53	32K-WORD	1A8000h - 1AFFFFh
52	32K-WORD	1A0000h - 1A7FFFh
51	32K-WORD	198000h - 19FFFFh
50	32K-WORD	190000h - 197FFFh
49	32K-WORD	188000h - 18FFFFh
48	32K-WORD	180000h - 187FFFh
	69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49	69 4K-WORD 68 4K-WORD 67 4K-WORD 66 4K-WORD 65 4K-WORD 65 4K-WORD 64 4K-WORD 63 4K-WORD 61 32K-WORD 60 32K-WORD 59 32K-WORD 57 32K-WORD 57 32K-WORD 56 32K-WORD 57 32K-WORD 57 32K-WORD 58 32K-WORD 59 32K-WORD 50 32K-WORD 51 32K-WORD 52 32K-WORD 53 32K-WORD 54 32K-WORD 55 32K-WORD 56 32K-WORD 57 32K-WORD 58 32K-WORD 59 32K-WORD 50 32K-WORD 50 32K-WORD

	47	32K-WORD	178000h - 17FFFFh
	46	32K-WORD	170000h - 177FFFh
	45	32K-WORD	168000h - 16FFFFh
	44	32K-WORD	160000h - 167FFFh
RE	43	32K-WORD	158000h - 15FFFFh
J.	42	32K-WORD	150000h - 157FFFh
M	41	32K-WORD	148000h - 14FFFFh
PLANE2 (UNIFORM PLANE	40	32K-WORD	140000h - 147FFFh
	39	32K-WORD	138000h - 13FFFFh
Z (C	38	32K-WORD	130000h - 137FFFh
NE	37	32K-WORD	128000h - 12FFFFh
	36	32K-WORD	120000h - 127FFFh
1	35	32K-WORD	118000h - 11FFFFh
	34	32K-WORD	110000h - 117FFFh
	33	32K-WORD	108000h - 10FFFFh
	32	32K-WORD	100000h - 107FFFh

## Top Parameter

#### BLOCK NUMBER ADDRESS RANGE

	31	32K-WORD	0F8000h - 0FFFFFh
	30	32K-WORD	0F0000h - 0F7FFFh
	29	32K-WORD	0E8000h - 0EFFFFh
	28	32K-WORD	0E0000h - 0E7FFFh
E	27	32K-WORD	0D8000h - 0DFFFFh
LA	26	32K-WORD	0D0000h - 0D7FFFh
MF	25	32K-WORD	0C8000h - 0CFFFFh
OR	24	32K-WORD	0C0000h - 0C7FFFh
PLANE1 (UNIFORM PLANE	23	32K-WORD	0B8000h - 0BFFFFh
[2]	22	32K-WORD	0B0000h - 0B7FFFh
E E	21	32K-WORD	0A8000h - 0AFFFFh
LA	20	32K-WORD	0A0000h - 0A7FFFh
	19	32K-WORD	098000h - 09FFFFh
	18	32K-WORD	090000h - 097FFFh
	17	32K-WORD	088000h - 08FFFFh
	16	32K-WORD	080000h - 087FFFh

	15	32K-WORD	078000h - 07FFFFh
	14	32K-WORD	070000h - 077FFFh
	13	32K-WORD	068000h - 06FFFFh
	12	32K-WORD	060000h - 067FFFh
NE	11	32K-WORD	058000h - 05FFFFh
LA	10	32K-WORD	050000h - 057FFFh
MF	9	32K-WORD	048000h - 04FFFFh
PLANEO (UNIFORM PLANE	8	32K-WORD	040000h - 047FFFh
Ä	7	32K-WORD	038000h - 03FFFFh
(U	6	32K-WORD	030000h - 037FFFh
NE(	5	32K-WORD	028000h - 02FFFFh
LA	4	32K-WORD	020000h - 027FFFh
Ь	3	32K-WORD	018000h - 01FFFFh
	2	32K-WORD	010000h - 017FFFh
	1	32K-WORD	008000h - 00FFFFh
	0	32K-WORD	000000h - 007FFFh
			•

#### 8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
$V_{CC}$	Supply voltage	1,2	-0.2 to +3.9	V
V <sub>IN</sub>	Input voltage	1,2,3,4	-0.2 to V <sub>CC</sub> +0.3	V
$T_{A}$	Operating temperature		-25 to +85	°C
$T_{STG}$	Storage temperature		-55 to +125	°C
F-V <sub>PP</sub>	F-V <sub>PP</sub> voltage	1,3,5	-0.2 to +12.6	V

#### Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. Except F-V<sub>PP</sub>.
- 3. -2.0V undershoot and  $V_{CC}$  +2.0V overshoot are allowed when the pulse width is less than 20 nsec.
- 4.  $V_{IN}$  should not be over  $V_{CC}$  +0.3V.
- 5. Applying  $12V \pm 0.3V$  to F-V<sub>PP</sub> during erase/write can only be done for a maximum of 1000 cycles on each block. F-V<sub>PP</sub> may be connected to  $12V \pm 0.3V$  for total of 80 hours maximum.  $\pm 12.6V$  overshoot is allowed when the pulse width is less than 20 nsec.

#### 9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
$V_{CC}$	Supply Voltage	2	2.7	3.0	3.3	V
$V_{PP}$	F-V <sub>PP</sub> Voltage (Write Operation)		1.65		3.3	V
Y PP	F-V <sub>PP</sub> Voltage (Read Operation)		0		3.3	V
$V_{IH}$	Input Voltage	1	2.2		Vcc +0.2	V
$V_{\rm IL}$	Input Voltage		-0.2		0.6	V

#### Notes:

- 1.  $V_{CC}$  is the lower of F-V<sub>CC</sub> or S-V<sub>CC</sub>.
- 2.  $V_{CC}$  includes both F-V<sub>CC</sub> and S-V<sub>CC</sub>.

#### 10. Pin Capacitance<sup>(1)</sup>

 $(T_A = 25^{\circ}C, f = 1MHz)$ 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Condition
$C_{IN}$	Input capacitance				15	pF	$V_{IN} = 0V$
$C_{I/O}$	I/O capacitance				25	pF	$V_{I/O} = 0V$

#### Note:

1. Sampled but not 100% tested.



## 11. DC Electrical Characteristics<sup>(1)</sup>

#### DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.3V)$ 

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$C_{C}$ or GND $V_{CC}$ or GND $V_{CC}$ or GND $F-V_{CC}$ Max., $F-\overline{NST} = F-V_{CC} \pm 0.2V$ , $F-V_{CC}$ or GND $F-V_{CC}$ Max., $F-V_{CC}$ or GND
$I_{CCS}  F-V_{CC} \text{ Standby Current} \qquad 2,9 \qquad 4 \qquad 20 \qquad \mu A \qquad F-V_{CC} = F \\ F-\overline{WP} = F \\ I_{CCAS}  F-V_{CC}  \text{Automatic Power Savings} \\ Current \qquad 2,5 \qquad 4 \qquad 20 \qquad \mu A \qquad F-V_{CC} = F \\ F-\overline{WP} = F \\ I_{CCD}  F-V_{CC}  \text{Reset Power-Down Current} \qquad 2 \qquad 4 \qquad 20 \qquad \mu A \qquad F-\overline{F-RST} = I_{OUT}  (F-F) \\ Average  F-V_{CC}  Read  Current \qquad 2,8 \qquad 15 \qquad 25 \qquad mA \qquad F-V_{CC} = F \\ F-\overline{WP} = F \\ F$	F-V <sub>CC</sub> Max., F-RST = F-V <sub>CC</sub> $\pm 0.2$ V, F-V <sub>CC</sub> or GND F-V <sub>CC</sub> Max., GND $\pm 0.2$ V, F-V <sub>CC</sub> or GND GND $\pm 0.2$ V RY/ $\overline{BY}$ ) = 0mA
$I_{CCS} = F-V_{CC} = F$ $I_{CCAS} = F-V_{CC} = F$ $I_{CCD} = F-V_{CC} = F-F-F-F-F-F-F-F-F-F-F-F-F-F-F-F-F-F-F$	$F-\overline{RST} = F-V_{CC} \pm 0.2V,$ $F-V_{CC} \text{ or GND}$ $F-V_{CC} \text{ Max.,}$ $F-V_{CC} \text{ or GND}$ $GND \pm 0.2V,$ $F-V_{CC} \text{ or GND}$ $GND \pm 0.2V$ $RY/\overline{BY}) = 0\text{mA}$ $F-V_{CC} \text{ Max.,}$
$I_{CCAS} = \begin{bmatrix} F - V_{CC} & Automatic & Power & Savings \\ Current & & & & & & & & & & & & & & & & & & &$	GND $\pm 0.2V$ , F-V <sub>CC</sub> or GND GND $\pm 0.2V$ RY/ $\overline{BY}$ ) = 0mA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$RY/\overline{BY}) = 0mA$ F-V <sub>CC</sub> Max.,
Read Current   2,8   15   25   mA   F-V <sub>CC</sub> =	0.0
$I_{CCR}$ Normal Mode $F \overline{CE} = V$	
Average F-V <sub>CC</sub> Read Current Page Mode $\begin{bmatrix} A & A & A & A & A & A & A & A & A & A $	
$I_{CCW}$ F-V <sub>CC</sub> (Page Buffer) Program Current 2,6,8 20 60 mA F-V <sub>PP</sub> = $\frac{1}{2}$	$V_{PPH1}$
$I_{CCW}$ F-V <sub>CC</sub> (Page Buffer) Program Current 2,6,8 10 20 mA F-V <sub>PP</sub> = $\frac{1}{2}$	V <sub>PPH2</sub>
F-V <sub>CC</sub> Block Erase, Full Chip 2,6,8 10 30 mA F-V <sub>PP</sub> = 3	$V_{PPH1}$
$I_{CCE} = \begin{cases} I_{CCE} & I_{CCE} \\ I_{CCE} & I_{CCE} \end{cases}$ Erase Current $2,6,8 = \begin{cases} I_{CCE} & I_{CCE} \\ I_{CCE} & I_{CCE} \end{cases}$	$V_{PPH2}$
	V <sub>IH</sub>
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	F-V <sub>CC</sub>
$I_{PPW}$ F-V <sub>PP</sub> (Page Buffer) Program Current 2,6,7,8 2 5 $\mu$ A F-V <sub>PP</sub> = $\frac{1}{2}$	$V_{PPH1}$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$V_{PPH2}$
$I_{PPE}$ F-V <sub>PP</sub> Block Erase, Full Chip 2,6,7,8 2 5 $\mu$ A F-V <sub>PP</sub> = $\frac{1}{2}$	V <sub>PPH1</sub>
Erase Current $2,6,7,8$ $5$ $15$ $mA$ $F-V_{PP}=$	$V_{PPH2}$
I <sub>PPWS</sub> F-V <sub>PP</sub> (Page Buffer) Program 2,7,8 2 5 μA F-V <sub>PP</sub> = 2	V <sub>PPH1</sub>
Suspend Current $2.7.8$ $10$ $200$ $\mu$ A $F-V_{PP} = 3$	V <sub>PPH2</sub>
$I_{PPES}$ F-V <sub>PP</sub> Block Erase Suspend Current 2,7,8 2 5 $\mu$ A F-V <sub>PP</sub> = $\frac{1}{2}$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>PPH2</sub>

#### DC Electrical Characteristics (Continue)

 $(T_A = -25$ °C to +85°C,  $V_{CC} = 2.7$ V to 3.3V)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Conditions
$I_{SB}$	S-V <sub>CC</sub> Standby Current			2	25	μΑ	$S-\overline{CE}_1$ , $S-CE_2 \ge S-V_{CC} - 0.2V$ or $S-CE_2 \le 0.2V$
I <sub>SB1</sub>	S-V <sub>CC</sub> Standby Current				3	mA	$S-CE_2 = V_{IL}$
I <sub>CC1</sub>	S-V <sub>CC</sub> Operation Current				50	mA	$\begin{aligned} & \textbf{S-}\overline{\textbf{CE}}_1 = \textbf{V}_{IL}, \\ & \textbf{S-}\textbf{CE}_2 = \textbf{V}_{IH}, \\ & \textbf{V}_{IN} = \textbf{V}_{IL} \text{ or } \textbf{V}_{IH} \end{aligned} \qquad \begin{aligned} & \textbf{t}_{CYCLE} = \textbf{Min.} \\ & \textbf{I}_{I/O} = \textbf{0mA} \end{aligned}$
$I_{CC2}$	S-V <sub>CC</sub> Operation Current				8	mA	$ \begin{aligned} & S \text{-}\overline{CE}_1 \leq 0.2V, \\ & S \text{-}CE_2 \geq S \text{-}V_{CC} \text{-}0.2V, \\ & V_{IN} \geq S \text{-}V_{CC} \text{-}0.2V \\ & \text{or} \leq 0.2V \end{aligned}  \begin{aligned} & t_{CYCLE} = 1 \mu s \\ & I_{I/O} = 0 mA \end{aligned} $
$V_{IL}$	Input Low Voltage	6	-0.2		0.6	V	
V <sub>IH</sub>	Input High Voltage	6	2.2		VCC +0.2	V	
V <sub>OL</sub>	Output Low Voltage	6,9			0.4	V	$I_{OL} = 0.5 \text{mA}$
V <sub>OH</sub>	Output High Voltage	6	2.4			V	$I_{OH} = -0.5 \text{mA}$
V <sub>PPLK</sub>	F-V <sub>PP</sub> Lockout during Normal Operations	4,6,7			0.4	V	
V <sub>PPH1</sub>	F-V <sub>PP</sub> during Block Erase, Full Chip Erase,(PageBuffer) Program or OTP Program Operations	7	1.65	3	3.3	V	
V <sub>PPH2</sub>	F-V <sub>PP</sub> during Block Erase, (PageBuffer) Program or OTP Program Operations	7	11.7	12	12.3	V	
$V_{LKO}$	F-V <sub>CC</sub> Lockout Voltage		1.5			V	

- 1. V<sub>CC</sub> includes both F-V<sub>CC</sub> and S-V<sub>CC</sub>.
- 2. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$  = 3.0V and  $T_A$ =+25°C unless  $V_{CC}$  is specified.
- 3.  $I_{CCWS}$  and  $I_{CCES}$  are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of  $I_{CCWS}$  or  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ , respectively.
- 4. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when F-V<sub>PP</sub>  $\leq$  V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPLK</sub> (max.) and V<sub>PPH1</sub> (min.) , between V<sub>PPH1</sub> (max.) and V<sub>PPH2</sub> (min.) and above V<sub>PPH2</sub> (max.).
- 5. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.
- 6. Sampled, not 100% tested.
- 7. F-V<sub>PP</sub> is not used for power supply pin. With F-V<sub>PP</sub> ≤ V<sub>PPLK</sub>, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.
  - Applying  $12V \pm 0.3V$  to F-V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, F-V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.
  - Applying  $12V \pm 0.3V$  to  $F-V_{PP}$  during erase/program can only be done for a maximum of 1000 cycles on each block.  $F-V_{PP}$  may be connected to  $12V \pm 0.3V$  for a total of 80 hours maximum.
- 8. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- Includes F-RY/BY.

#### 12. AC Electrical Characteristics for Flash Memory

#### 12.1 AC Test Conditions

Input pulse level	0 V to 2.7 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.35 V
Output load	$1TTL + C_L (50pF)$

#### 12.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		70		ns
t <sub>AVQV</sub>	Address to Output Delay			70	ns
t <sub>ELQV</sub>	F-CE to Output Delay	2		70	ns
t <sub>APA</sub>	Page Address Access Time			25	ns
t <sub>GLQV</sub>	F-OE to Output Delay	2		20	ns
t <sub>PHQV</sub>	F-RST High to Output Delay			150	ns
$t_{EHQZ}, t_{GHQZ}$	F-\overline{CE} or F-\overline{OE} to Output in High - Z, Whichever Occurs First	1		20	ns
$t_{\rm ELQX}$	F-\overline{CE} to Output in Low - Z	1	0		ns
t <sub>GLQX</sub>	F-OE to Output in Low - Z	1	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, F-\overline{CE} or F-\overline{OE} change	1	0		ns

- 1. Sampled, not 100% tested.
- 2. F- $\overline{OE}$  may be delayed up to  $t_{ELQV}-t_{GLQV}$  after the falling edge of F- $\overline{CE}$  without impact to  $t_{ELQV}$ .

#### 12.3 Write Cycle (F-WE / F-CE Controlled)(1,2)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		70		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	F-RST High Recovery to F-WE (F-CE) Going Low	3	150		ns
$t_{\rm ELWL} (t_{\rm WLEL})$	$F\overline{-CE}$ (F- $\overline{WE}$ ) Setup to $F\overline{-WE}$ (F- $\overline{CE}$ ) Going Low	4	0		ns
$t_{WLWH} (t_{ELEH})$	F-WE (F-CE) Pulse Width	4	60		ns
$t_{DVWH} (t_{DVEH})$	Data Setup to F-WE (F-CE) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to F-WE (F-CE) Going High	8	50		ns
$t_{WHEH} (t_{EHWH})$	$F\overline{-CE}$ (F- $\overline{WE}$ ) Hold from F- $\overline{WE}$ (F- $\overline{CE}$ ) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from F-WE (F-CE) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F-WE (F-CE) High		0		ns
$t_{WHWL} (t_{EHEL})$	F-WE (F-CE) Pulse Width High	5	30		ns
$t_{SHWH} (t_{SHEH})$	F-WP High Setup to F-WE (F-CE) Going High	3	0		ns
$t_{VVWH} (t_{VVEH})$	$F-V_{PP}$ Setup to $F-\overline{WE}$ ( $F-\overline{CE}$ ) Going High	3	200		ns
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read		30		ns
$t_{QVSL}$	F-WP High Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t <sub>QVVL</sub>	F-V <sub>PP</sub> Hold from Valid SRD, F-RY/ <del>BY</del> High-Z	3, 6	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	F-WE (F-CE) High to SR.7 Going "0"	3, 7		t <sub>AVQV</sub> +40	ns
$t_{WHRL} (t_{EHRL})$	F-WE (F-CE) High to F-RY/BY Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F- $\overline{\text{CE}}$  or F- $\overline{\text{WE}}$ .
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of F-\overline{\text{TE}} or F-\overline{\text{WE}} (whichever goes low last) to the rising edge of F-\overline{\text{CE}} or F-\overline{\text{WE}} (whichever goes high first). Hence, t<sub>WP</sub>=t<sub>WLWH</sub>=t<sub>ELEH</sub>=t<sub>WLWH</sub>=t<sub>ELEH</sub>=t<sub>ELWH</sub>.
- 5. Write pulse width high  $(t_{WPH})$  is defined from the rising edge of F- $\overline{\text{CE}}$  or F- $\overline{\text{WE}}$  (whichever goes high first) to the falling edge of F- $\overline{\text{CE}}$  or F- $\overline{\text{WE}}$  (whichever goes low last). Hence,  $t_{WPH}$ = $t_{WHWL}$ = $t_{EHEL}$ = $t_{WHWL}$ = $t_{EHWL}$ .
- 6. F-V<sub>PP</sub> should be held at F-V<sub>PP</sub>=V<sub>PPH1/2</sub> until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at F-V<sub>PP</sub>=V<sub>PPH1</sub> until determination of full chip erase or OTP program success (SR.1/3/5=0).
- 7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes/OTP command= $t_{AVQV}$ +100ns.
- 8. See 5.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.

12.4 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance<sup>(3)</sup>


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$ 


Symbol	Symbol Parameter		Page Buffer Command		F-V <sub>PP</sub> =V <sub>PPH1</sub> (In System)			F-V <sub>PP</sub> =V <sub>PPH2</sub> (In Manufacturing)			
			is Used or not Used	Min.	Typ.(1)	Max. <sup>(2)</sup>	Min.	Typ.(1)	Max. <sup>(2)</sup>		
$t_{\mathrm{WPB}}$	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	S	
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	S	
$t_{ m WMB}$	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1	S	
WMB	Program Time	2	Used		0.24	1		0.17	0.5	S	
$t_{WHQV1}/$	Word Program Time	2	Not Used		11	200		9	185	μs	
$t_{\rm EHQV1}$	word Frogram Time	2	Used		7	100		5	90	μs	
$\begin{array}{c} t_{WHOV1} / \\ t_{EHOV1} \end{array}$	OTP Program Time	2	Not Used		36	400		27	185	μs	
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s	
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s	
	Full Chip Erase Time	2			40	350				S	
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs	
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs	
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs	

- 1. Typical values measured at  $F-V_{CC} = 3.0V$ ,  $F-V_{PP} = 3.0V$  or 12V, and  $T_A = +25$ °C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F-WE or F-CE going high) until SR.7 going "1" or F-RY/BY going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than  $t_{\rm ERES}$  and its sequence is repeated, the block erase operation may not be finished.

#### 12.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes, OTP Block or Query Code





#### AC Waveform for Write Operations (F- $\overline{WE}$ / F- $\overline{CE}$ Controlled) NOTE 1 NOTE 2 NOTE 3 NOTE 4 NOTE 5 $A_{20-0} (A) \frac{V_{IH}}{V_{IL}}$ VALID ADDRESS VALID ADDRESS $t_{\rm AVWH} \left( t_{\rm AVEH} \right)$ $t_{\rm AVAV}$ $t_{WHAX}$ (t<sub>EHAX</sub>) NOTES 5, 6 $t_{\rm WHEH} \, (t_{\rm EHWH})$ $t_{\mathrm{WHGL}}(t_{\mathrm{EHGL}})$ NOTES 5, 6 $F-\overline{OE}(G) \stackrel{V_{IH}}{V_{IL}}$ $t_{PHWL}\left(t_{PHEL}\right)$ $t_{\mathrm{WHWL}}(t_{\mathrm{EHEL}})$ $F-\overline{WE}(W) \frac{V_{IH}}{V_{IL}}$ $t_{\rm WLWH}$ $t_{WHQV1,2,3} (t_{EHQV1,2,3})$ $(\mathfrak{t}_{\text{ELEH}})$ $t_{WHDX}(t_{EHDX})$ $t_{DVWH}(t_{DVEH})$ $DQ_{15\text{-}0}(\text{D/Q}) \frac{v_{\text{IH}}}{v_{\text{IL}}}$ DATA IN DATA IN $t_{\rm WHR0}\,(t_{\rm EHR0})$ High - Z $t_{\mathrm{WHRL}} \left( t_{\mathrm{EHRL}} \right)$ $F-RY/\overline{BY}(R)$ ("1") (SR.7) $\overline{\text{F-RST}} \text{ (P)} \frac{\text{V}_{\text{IH}}}{\text{V}_{\text{IL}}}$ $t_{SHWH}\left(t_{SHEH}\right)$ $t_{QVSL}$ $F-\overline{WP}(S) \begin{array}{c} V_{IH} \\ V_{IL} \end{array}$ $t_{\rm VVWH} \, (t_{\rm VVEH})$ Notes: 1. F-VCC power-up and standby. 2. Write each first cycle command. 3. Write each second cycle command or valid address and data. 4. Automated erase or program delay. 5. Read status register data. 6. For read operation, F-OE and F-CE must be driven active, and F-WE de-asserted.

#### 12.6 Reset Operations


$(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$	$(T_{\Delta})$	= -25°C to	+85°C,	$F-V_{CC}$	$= 2.7 \mathrm{V}$ to	3.3V
---	----------------	------------	--------	------------	-----------------------	------

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>PLPH</sub>	F-RST Low to Reset during Read (F-RST should be low during power-up.)	1, 2, 3	100		ns
t <sub>PLRH</sub>	F-RST Low to Reset during Erase or Program	1, 3, 4		22	μs
$t_{\mathrm{VPH}}$	F-V <sub>CC</sub> 2.7V to F-RST High	1, 3, 5	100		ns
t <sub>VHQV</sub>	F-V <sub>CC</sub> 2.7V to Output Delay	3		1	ms

#### Notes:

- 1. A reset time, t<sub>PHQV</sub>, is required from the later of SR.7 (F-RY/BY) going "1" (High-Z) or F-RST going high until outputs are valid. See the AC Characteristics read cycle for t<sub>PHQV</sub>.
- 2.  $t_{PLPH}$  is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If F-RST asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding  $F-\overline{RST}$  low minimum 100ns is required after  $F-V_{CC}$  has been in predefined range and also has been in stable there.

#### AC Waveform for Reset Operation



#### 13. AC Electrical Characteristics for SRAM

#### 13.1 AC Test Conditions

Input pulse level	0.4 V to 2.2 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.4 V
Output load	$1TTL + C_L (70pF)^{(1)}$

#### Note:

1. Including scope and socket capacitance.

#### 13.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.3 \text{V})$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time		70		ns
t <sub>AA</sub>	Address Access Time			70	ns
t <sub>ACE1</sub>	Chip Enable Access Time (S-\overline{CE}_1)			70	ns
t <sub>ACE2</sub>	Chip Enable Access Time (S-CE <sub>2</sub> )			70	ns
t <sub>BE</sub>	Byte Enable Access Time			70	ns
t <sub>OE</sub>	Output Enable to Output Valid			40	ns
t <sub>OH</sub>	Output Hold from Address Change		5		ns
t <sub>LZ1</sub>	S- $\overline{\text{CE}}_1$ Low to Output Active	1	5		ns
$t_{LZ2}$	S-CE <sub>2</sub> High to Output Active	1	5		ns
t <sub>OLZ</sub>	S-OE Low to Output Active	1	0		ns
t <sub>BLZ</sub>	S-UB or S-LB Low to Output Active	1	0		ns
t <sub>HZ1</sub>	S-CE <sub>1</sub> High to Output in High-Z	1	0	25	ns
t <sub>HZ2</sub>	S-CE <sub>2</sub> Low to Output in High-Z	1	0	25	ns
t <sub>OHZ</sub>	S-OE High to Output in High-Z	1	0	25	ns
t <sub>BHZ</sub>	S-UB or S-LB High to Output in High-Z	1	0	25	ns

#### Note:

1. Output load is 1TTL + 5pF. Active output to High-Z and High-Z to output active tests specified for a  $\pm 200mV$  transition from steady state levels into the test load.

#### 13.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7\text{V to } 3.3\text{V})$ 


Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>WC</sub>	Write cycle time		70		ns
$t_{CW}$	Chip enable to end of write		60		ns
$t_{AW}$	Address valid to end of write		60		ns
$t_{\mathrm{BW}}$	Byte select time		55		ns
$t_{AS}$	Address setup time		0		ns
$t_{WP}$	Write pulse width		50		ns
$t_{WR}$	Write recovery time		0		ns
$t_{\rm DW}$	Input data setup time		30		ns
t <sub>DH</sub>	Input data hold time		0		ns
$t_{OW}$	S-WE High to output active	1	5		ns
$t_{WZ}$	S-WE Low to output in High-Z	1	0	25	ns

#### Note:


1. Output load is 1TTL + 5pF. Active output to High-Z and High-Z to output active tests specified for a  $\pm 200mV$  transition from steady state levels into the test load.

#### 13.4 SRAM AC Characteristics Timing Chart

#### Read Cycle Timing Chart



#### Write Cycle Timing Chart (S-WE Controlled)




- 1. A write occurs during the overlap of a low S- $\overline{CE}_1$ , a high S-CE<sub>2</sub> and a low S- $\overline{WE}$ .

  A write begins at the latest transition among S- $\overline{CE}_1$  going low, S-CE<sub>2</sub> going high and S- $\overline{WE}$  going low.

  A write ends at the earliest transition among S- $\overline{CE}_1$  going high, S-CE<sub>2</sub> going low and S- $\overline{WE}$  going high. two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S- $\overline{\text{CE}}_1$  going low or S-CE2 going high to the end of write.
- 3. the is measured from the time of going low  $S-\overline{UB}$  or low  $S-\overline{LB}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}\_1 going high, S-CE\_2 going low or S-\overline{WE} going high.
- 6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 7. If S-\overline{CE}\_1 goes low or S-CE\_2 goes high simultaneously with S-\overline{WE} going low or after S-\overline{WE} going low, the outputs remain in high impedance state.
- 8. If S-\overline{CE}\_1 goes high or S-CE\_2 goes low simultaneously with S-\overline{WE} going high or before S-\overline{WE} going high, the outputs remain in high impedance state.

#### Write Cycle Timing Chart (S-\overline{CE} Controlled)



- 1. A write occurs during the overlap of a low S- $\overline{CE}_1$ , a high S-CE<sub>2</sub> and a low S- $\overline{WE}$ .

  A write begins at the latest transition among S- $\overline{CE}_1$  going low, S-CE<sub>2</sub> going high and S- $\overline{WE}$  going low.

  A write ends at the earliest transition among S- $\overline{CE}_1$  going high, S-CE<sub>2</sub> going low and S- $\overline{WE}$  going high. two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of  $S-\overline{CE}_1$  going low or  $S-CE_2$  going high to the end of write.
- 3. tbw is measured from the time of going low S- $\overline{\text{UB}}$  or low S- $\overline{\text{LB}}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}\_1 going high, S-CE\_2 going low or S-\overline{WE} going high.

#### 14. Data Retention Characteristics for SRAM


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ 

Symbol	Parameter	Note	Min.	Typ.(1)	Max.	Unit	Conditions
V <sub>CCDR</sub>	Data Retention Supply voltage	2	1.5		3.3	V	$S-CE_2 \le 0.2V$ or $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
I <sub>CCDR</sub>	Data Retention Supply current	2		2	25	μΑ	$S-V_{CC} = 3.0V,$ $S-CE_2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
t <sub>CDR</sub>	Chip enable setup time		0			ns	
$t_{R}$	Chip enable hold time		$t_{RC}$			ns	

#### Notes

- 1. Reference value at  $T_A = 25$ °C,  $S-V_{CC} = 3.0V$ .
- 2.  $S-\overline{CE}_1 \ge S-V_{CC} 0.2V$ ,  $S-CE_2 \ge S-V_{CC} 0.2V$  ( $S-\overline{CE}_1$  controlled) or  $S-CE_2 \le 0.2V$  ( $S-CE_2$  controlled).


## Data Retention timing chart (S-\overline{CE}1 Controlled)(1)



#### Note:

1. To control the data retention mode at S-\overline{CE}\_1, fix the input level of S-CE\_2 between "Vccdr and Vccdr-0.2V" or "0V and 0.2V" during the data retention mode.

#### Data Retention timing chart (S-CE2 Controlled)



#### 15. Notes

This product is a stacked CSP package that a 32M (x16) bit Flash Memory and a 4M (x16) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V<sub>CC</sub> and S-V<sub>CC</sub>) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM (F- $\overline{\text{CE}}$ , S- $\overline{\text{CE}}_1$ , S-CE<sub>2</sub>)

 $S-\overline{CE}_1$  should not be "low" and  $S-CE_2$  should not be "high" when  $F-\overline{CE}$  is "low" simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both  $F-V_{CC}$  and  $S-V_{CC}$  are needed to be applied by the recommended supply voltage at the same time except SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- $\overline{RST}$  "low". After F- $V_{CC}$  reaches over 2.7V, keep F- $\overline{RST}$  "low" for more than 100 nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ( $F-\overline{CE}$ ,  $S-\overline{CE}_1$ ,  $S-\overline{CE}_2$ ).



LRS1380J 34

#### 16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands and causes undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate:

- The below describes data protection method.
  - 1. Protection of data in each block
    - Any locked block by setting its block lock bit is protected against the data alternation. When F-WP is low, any locked-down block by setting its block lock-down bit is protected from lock status changes.
       By using this function, areas can be defined, for example, program area (locked blocks), and data area (unlocked blocks).
    - For detailed block locking scheme, see Chapter 5.Command Definitions for Flash Memory.
  - 2. Protection of data with F-V<sub>PP</sub> control
    - When the level of F-V<sub>PP</sub> is lower than V<sub>PPLK</sub> (F-V<sub>PP</sub> lockout voltage), write functions to all blocks including OTP block are disabled. All blocks are locked and the data in the blocks are completely protected.
  - 3. Protection of data with F-RST
    - Especially during power transitions such as power-up and power-down, the flash memory enters reset mode by bringing F-RST to low, which inhibits write operation to all blocks including OTP block.
    - For detailed description on F-RST control, see Chapter 12.6 AC Electrical Characteristics for Flash Memory, Reset Operations.
- Protection against noises on F-WE signal

To prevent the recognition of false commands as write commands, system designer should consider the method for reducing noises on  $F-\overline{WE}$  signal.



#### 17. Design Considerations

### 1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a  $0.1\mu F$  ceramic capacitor connected between its F-V<sub>CC</sub> and GND and between its F-V<sub>PP</sub> and GND.

Low inductance capacitors should be placed as close as possible to package leads.

#### 2. F-V<sub>PP</sub> Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the F-V<sub>PP</sub> Power Supply trace. Use similar trace widths and layout considerations given to the F-V<sub>CC</sub> power bus.

#### 3. The Inhibition of Overwrite Operation

Please do not execute reprograming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprograming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "11101111111111110" programing.

#### 4. Power Supply

Block erase, full chip erase, word write and OTP program with an invalid F-V<sub>PP</sub> (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

Device operations at invalid  $F-V_{CC}$  voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

#### 18. Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F320BF, LH28F640BF, LH28F128BF Series Appendix

### Note:

1. International customers should contact their local SHARP or distribution sales offices.



#### 19 Package and packing specification

- 1.Storage Conditions.
  - 1-1. Storage conditions required before opening the dry packing.
    - · Normal temperature: 5~40°C
    - · Normal humidity: 80% R.H. max.
  - 1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage conditions apply:

- (1) Storage conditions for one-time soldering. (Convection reflow\*1, IR/Convection reflow.\*1)
  - · Temperature: 5~25℃
  - · Humidity: 60% R.H. max.
  - · Period: 96 hours max. after opening.
- (2) Storage conditions for two-time soldering. (Convection reflow\*1, IR/Convection reflow,\*1)
  - a. Storage conditions following opening and prior to performing the 1st reflow.
  - · Temperature: 5~25℃
  - · Humidity: 60% R.H. max.
  - · Period: 96 hours max. after opening.
  - b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
  - · Temperature:5~25℃
  - · Humidity: 60% R.H. max.
  - · Period: 96 hours max. after completion of the 1st reflow.


#### 1-3. Temporary storage after opening.

To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The storage period, temperature and humidity must be as follows:

(1) Storage temperature and humidity.

X1: External atmosphere temperature and humidity of the dry packing.



- (2) Storage period.
  - · X1+X2: Refer to Section 1·2(1) and (2)a, depending on the mounting method.
  - · Y : Two weeks max.

<sup>\*1:</sup> Air or nitrogen environment.



#### 2. Baking Condition.

- (1) Situations requiring baking before mounting.
  - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
  - Humidity indicator in the desiccant was already red (pink) when opened.

    ( Also for re-opening.)
- (2) Recommended baking conditions.
  - · Baking temperature and period:

 $120+10/-0^{\circ}$  for  $1\sim3$  hours.

- · The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
  - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.

#### 3. Surface mount conditions.

The following soldering condition are recommended to ensure device quality.

#### 3-1. Soldering.

- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
  - · Temperature and period:


Peak temperature of 240°C max., above 230°C for 15 sec. max.

Above 200°C for 30∼50 sec.

Preheat temperature of  $140 \sim 160\%$  for  $90 \pm 30$  sec.

Temperature increase rate of  $1\sim3\%/\text{sec}$ .

- · Measuring point: IC package surface.
- Temperature profile:



- 4. Condition for removal of residual flax.
- (1) Ultrasonic washing power: 25 watts / liter max.
- (2) Washing time: Total 1 minute max.
- (3) Solvent temperature: 15~40°C



### 5. Package outline specification.

Due to the different manufacturing process, there are tow types of package outline. (see \*1) No changes are planned on package structure, substrate, and quality or reliability level remains unchanges. Refer to the attached drawing.


### 6. Markings.

6-1. Marking details. (The information on the package should be given as follows.)

(1) Product name : LRS1380J

(2) Company name: S

(3) Date code



### 6-2. Marking layout.

The layout is shown in the attached drawing.


(However, this layout does not specify the size of the marking character and marking position.)

\*1 Package outline


"1 Package outline				
Item	Chamfered type	Rectangle type		
Manufacturing Process	Devices are encapsulated separately, the cut into individual units by tool.	Multiple devices are encapsulated together, then cut into individual units by saw.		
Drawing No.	AA2078	AA2149		
Package outline				
Package index mark	Ejector pin mark.	Ink mark.		
The word of "BATCH" is printed on the packing label	Not printed	Printed		

39












マークイメージ図 面取りタイプ Marking image Chamfered type INDEX YYWW XXX LRS1380J







7. Packing Specifications (Dry packing for surface mount packages.)

7-1. Packing materials.

Material name	Material specifications	Purpose		
Inner carton	Cardboard (2310 devices / inner carton	Packing the devices.		
	max.)	(10 trays / inner carton)		
Tray	Conductive plastic (231 devices / tray)	Securing the devices.		
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.		
Laminated aluminum	Aluminum polyethylene	Keeping the devices dry.		
bag				
Desiccant	Silica gel	Keeping the devices dry.		
Label	Paper	Indicates part number,		
		quantity, and packed date.		
PP band	Polypropylene (3 pcs. / inner carton)	Securing the devices.		
Outer carton	Cardboard (9240 devices / outer carton	Outer packing.		
	max.)			

( Devices must be placed on the tray in the same direction.)

7-2. Outline dimension of tray.

Refer to the attached drawing.

7-3. Outline dimension of carton.


Refer to the attached drawing.


#### 8. Precautions for use.

- (1) Opening must be done on an anti-ESD treated workbench.
  All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment.


  If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted the devices within one year of the date of delivery.






















#### A-1 RECOMMENDED OPERATING CONDITIONS

### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



\*1 To prevent the unwanted writes, system designers should consider the design, which applies F-V<sub>CCW</sub> (F-V<sub>PP</sub>) to 0V during read operations and V<sub>CCWH1/2</sub> (V<sub>PPH1/2</sub>) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



# A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{VR}$	F-V <sub>CC</sub> Rise Time		0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time			1	μs/V

### NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

## A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).



iv

# A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

### NOTE:

1. International customers should contact their local SHARP or distribution sales office.

#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



#### **NORTH AMERICA**

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

#### **TAIWAN**

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

#### **CHINA**

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:** 

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### **EUROPE**

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

#### **SINGAPORE**

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

#### HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

#### **Shenzhen Representative Office:**

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Fax: (86) 755-3273735

#### **JAPAN**

**SHARP Corporation** Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

#### **KOREA**

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819

# 射频和天线设计培训课程推荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立,致力并专注于微波、射频、天线设计研发人才的培养;我们于2006年整合合并微波EDA网(www.mweda.com),现已发展成为国内最大的微波射频和天线设计人才培养基地,成功推出多套微波射频以及天线设计经典培训课程和ADS、HFSS等专业软件使用培训课程,广受客户好评;并先后与人民邮电出版社、电子工业出版社合作出版了多本专业图书,帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、研通高频、埃威航电、国人通信等多家国内知名公司,以及台湾工业技术研究院、永业科技、全一电子等多家台湾地区企业。

易迪拓培训课程列表: http://www.edatop.com/peixun/rfe/129.html



### 射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材;旨在引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和研发设计能力。通过套装的学习,能够让学员完全达到和胜任一个合格的射频工程师的要求…

课程网址: http://www.edatop.com/peixun/rfe/110.html

### ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程, 共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解,并多结合设计实例,由浅入深、详细而又全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设计方面的内容。能让您在最短的时间内学会使用 ADS, 迅速提升个人技术能力,把 ADS 真正应用到实际研发工作中去,成为 ADS 设计专家...



课程网址: http://www.edatop.com/peixun/ads/13.html



### HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程,是迄今国内最全面、最专业的 HFSS 培训教程套装,可以帮助您从零开始,全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装,更可超值赠送 3 个月免费学习答疑,随时解答您学习过程中遇到的棘手问题,让您的 HFSS 学习更加轻松顺畅···

课程网址: http://www.edatop.com/peixun/hfss/11.html

### CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出,是最全面、系统、 专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授 课,视频教学,可以帮助您从零开始,全面系统地学习 CST 微波工作的 各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装, 还可超值赠送3个月免费学习答疑…







### HFSS 天线设计培训课程套装

套装包含6门视频课程和1本图书,课程从基础讲起,内容由浅入深, 理论介绍和实际操作讲解相结合,全面系统的讲解了 HFSS 天线设计的 全过程。是国内最全面、最专业的 HFSS 天线设计课程,可以帮助您快 速学习掌握如何使用 HFSS 设计天线, 让天线设计不再难…

课程网址: http://www.edatop.com/peixun/hfss/122.html

## 13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程,培训将 13.56MHz 线圈天线设计原理和仿 真设计实践相结合,全面系统地讲解了13.56MHz线圈天线的工作原理、 设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体 操作,同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过 该套课程的学习,可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹 配电路的原理、设计和调试…



详情浏览: http://www.edatop.com/peixun/antenna/116.html

### 我们的课程优势:

- ※ 成立于 2004年, 10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养,更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授,结合实际工程案例,直观、实用、易学

### 联系我们:

- ※ 易迪拓培训官网: http://www.edatop.com
- ※ 微波 EDA 网: http://www.mweda.com
- ※ 官方淘宝店: http://shop36920890.taobao.com

易迪拓信训 官方网址: http://www.edatop.com