


RoHS Compliant & Pb-Free Product
Package Style: QFN, 16-Pin, 3x3x0.9mm

Features

- +28dBm Linear Output Power, UL RMC12.2 (26.5dBm, HSDPA)
- 27.5dBm Linear Output Power for TDSCDMA
- +28dB Linear Gain at +28dBm
- Digital Controlled HPM/LPM
- HSDPA Capable
- Low Quiescent Current (LPM <20mA)
- 21% Linear Efficiency@19dBm (LPM)

Applications

- 3V W-CDMA Handsets
- Multi-Mode W-CDMA 3G Handsets
- TDSCDMA Handset (2010MHz to 2025MHz) (1880MHz to 1920MHz)
- Spread-Spectrum Systems
- PCMCIA Cards



Functional Block Diagram

Product Description

The RF3266 is a high-power, high-efficiency, linear PA module designed for use as the final RF amplifier in 3V, 50Ω W-CDMA handheld digital cellular equipment, spread-spectrum systems, and other applications in the 1920MHz to 1980MHz band. The RF3266 has a digital control pin which, when enabled, will allow the amplifier to operate up to 19dBm output power with reduced current consumption. In the Low Power Mode, the current consumption may be reduced by more than 50% that of a standard power amplifier. The RF3266 is fully HSDPA-capable and is assembled in a 16-pin, 3mmx3mm, QFN package.

Ordering Information

RF3266 3V W-CDMA Linear PA Module
 RF3266PCBA-410 Fully Assembled Evaluation Board

Optimum Technology Matching® Applied

- | | | | |
|--|--------------------------------------|-------------------------------------|-----------------------------------|
| <input checked="" type="checkbox"/> GaAs HBT | <input type="checkbox"/> SiGe BiCMOS | <input type="checkbox"/> GaAs pHEMT | <input type="checkbox"/> GaN HEMT |
| <input type="checkbox"/> GaAs MESFET | <input type="checkbox"/> Si BiCMOS | <input type="checkbox"/> Si CMOS | |
| <input type="checkbox"/> InGaP HBT | <input type="checkbox"/> SiGe HBT | <input type="checkbox"/> Si BJT | |

RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2006, RF Micro Devices, Inc.

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltages, V_{CC} (No RF)	7.0	V
Supply Voltage, V_{CC} (with RF) $P_{INMAX}=5\text{dBm}$, $P_{OUT}=29\text{dBm}$, $VSWR=5:1$	4.3	V
Supply Voltage, V_{CCBIAS}	7.0	V
Control Voltage, V_{MODE}	3.5	V
Control Voltage, V_{REG}	3.5	V
RF - Input Power	+6	dBm
RF - Output Power	+30	dBm
Operating Case Temperature	-30 to +110	°C
Storage Temperature	-40 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EU Directive 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
High Power Mode (V_{MODE} Low)					$T_C = +25^\circ\text{C}$, $V_{CC} = 3.4\text{V}$, $V_{MODE} = 0\text{V}$, $V_{REG} = 2.85\text{V}$, Mod. = W-CDMA ULRMC 12.2, $P_{OUT} = +28\text{dBm}$, unless otherwise specified.
Operating Frequency Range	1920		1980	MHz	
Maximum Linear Output	28			dBm	
Maximum Linear Output (HSDPA)	26.5			dBm	HSDPA Modulation. See Condition A, Table 1.
Power Gain	25	28	32	dB	
Gain Delta versus Frequency	0	0.5	1	dB	
ACLR1 @ $\pm 5\text{MHz}$		-40	-36	dBc	
ACLR1 @ $\pm 5\text{MHz}$, HSDPA		-40	-36	dBc	$P_{OUT} = +26.5\text{dBm}$. See Condition A, Table 1.
ACLR2 @ $\pm 10\text{MHz}$		-52	-48	dBc	
ACLR2 @ $\pm 10\text{MHz}$, HSDPA		-52	-48	dBc	$P_{OUT} = +26.5\text{dBm}$. See Condition A, Table 1.
EVM	1	2.5	4	%	
Linear Efficiency	36	40		%	
I_{CC} (I_{CC} , $I_{CC-Bias}$)		463	515	mA	
Input VSWR		2.1:1			
Harmonic Output (2fo)			-10	dBm	$f = 2f_0$, RBW = 1MHz
Harmonic Output (3fo)			-25	dBm	$f = 3f_0$, RBW = 1MHz


Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
High Power Mode (V_{MODE} Low), cont'd					
Noise Power					
GPS		-104		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 1570 MHz to 1580 MHz
GSM		-110		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 875 MHz to 960 MHz
DCS		-92		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 1805 MHz to 1880 MHz
W-CDMA		-95		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 2110 MHz to 2170 MHz, TX/RX Offset = 130 MHz
W-CDMA		-98		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 2110 MHz to 2170 MHz, TX/RX Offset = 190 MHz
Bluetooth		-103		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 2400 MHz to 2480 MHz
PHS		-57		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , TX = 1932.3 MHz to 1980 MHz, RX = 1893.5 MHz to 1919.6 MHz
Stability			-60	dBc	3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RBW = 1 MHz, Load VSWR = 6:1, All Phase Angles
Ruggedness			No Damage		3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT,MAX} , Load VSWR = 8:1, All Phase Angles
Reverse Intermodulation Product					
5 MHz Offset			-31	dBc	IM product, interferer at -40 dBc CW @ 5 MHz offset
10 MHz Offset			-41	dBc	IM product, interferer at -40 dBc CW @ 10 MHz offset
Phase Jump			25	°	V _{MODE} switched from 0V to 2.8V, P _{OUT} = +19 dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Low Power Mode (V _{MODE} High)					T _C = +25 °C, V _{CC} = 3.4V, V _{MODE} = 2.8V, V _{REG} = 2.85V, Mod. = W-CDMA ULRMC 12.2, P _{OUT} = 19dBm, unless otherwise specified.
Operating Frequency Range	1920		1980	MHz	
Maximum Linear Output	+19			dBm	
Maximum Linear Output (HSDPA)	+18			dBm	HSDPA Modulation. See Condition A, Table 2.
Power Gain	16	20	25	dB	
Gain Delta versus Frequency	0	0.5	1	dB	
ACLR1 @ ±5MHz		-40	-36	dBc	
ACLR1 @ ±5MHz, HSDPA		-40	-36	dBc	P _{OUT} = +18dBm. See Condition A, Table 2.
ACLR2 @ ±10MHz		-52	-48	dBc	
ACLR2 @ ±10MHz, HSDPA		-52	-48	dBc	P _{OUT} = +18dBm. See Condition A, Table 2.
EVM	1	2.5	4.0	%	
Input VSWR		1.3:1			
Linear Efficiency	16	21		%	
I _{CC} (I _{CC} , I _{CC-Bias})		110	145	mA	
Harmonic Output (2fo)			-15	dBm	P _{OUT} = +19dBm, f = 2fo, RBW = 1MHz
Harmonic Output (3fo)			-25	dBm	P _{OUT} = +19dBm, f = 3fo, RBW = 1MHz
Stability			-60	dBc	3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT(MAX)} , RBW = 1MHz, Load VSWR = 6:1, All Phase Angles
Ruggedness			No Damage		3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT(MAX)} , Load VSWR = 8:1, All Phase Angles
Reverse Intermodulation Product					
5 MHz Offset			-31	dBc	IM product, interferer at -40dBc CW @ 5MHz offset
10MHz Offset			-41	dBc	IM product, interferer at -40dBc CW @ 10MHz offset
Phase Jump			25	°	V _{MODE} switched from 2.8V to 0V, P _{OUT} = +19dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Low Power Mode (V_{MODE} High) (TDSCDMA)					T _C =+25°C, V _{CC} =3.4V, V _{MODE} =2.8V, V _{REG} =2.85V, Mod.=TDSCDMA, P _{OUT} =19dBm, unless otherwise specified.
Operating Frequency Range	2010		2025	MHz	
Maximum Linear Output		18		dBm	
Power Gain		20		dB	
Gain Delta versus Frequency		0.5		dB	
ACLR1 @ ±1.6MHz		-40		dBc	
ACLR2 @ ±3.2MHz		-59		dBc	
EVM		2.5		%	
Input VSWR		1.3:1			
Linear Efficiency		21		%	
I _{CC} (I _{CC} , I _{CC-Bias})		110		mA	
High Power Mode (V_{MODE} Low)(TDSCDMA)					T _C =+25°C, V _{CC} =3.4V, V _{MODE} =0V, V _{REG} =2.85V, Mod.=TDSCDMA, P _{OUT} =+27.5dBm, unless otherwise specified.
Operating Frequency Range	2010		2025	MHz	
Maximum Linear Output		27.5		dBm	
Power Gain		28		dB	
Gain Delta versus Frequency		0.5		dB	
ACLR1 @ ±1.6MHz		-42		dBc	
ACLR2 @ ±3.2MHz		-58		dBc	
EVM		1.3		%	
Linear Efficiency		36		%	V _{CC} =3.4V
I _{CC} (I _{CC} , I _{CC-Bias})		460		mA	
Input VSWR		2.1:1			
Harmonic Output (2fo)		-10		dBm	f=2fo, RBW=1MHz
Harmonic Output (3fo)		-25		dBm	f=3fo, RBW=1MHz
High Power Mode (V_{MODE} Low)(TDSCDMA)					T _C =+25°C, V _{CC} =3.4V, V _{MODE} =0V, V _{REG} =2.85V, Mod.=TDSCDMA, P _{OUT} =+27.5dBm, unless otherwise specified.
Operating Frequency Range	1880		1920	MHz	
Maximum Linear Output		27.5		dBm	
Power Gain		28		dB	
Gain Delta versus Frequency		0.5		dB	
ACLR1 @ ±1.6MHz		-41		dBc	
ACLR2 @ ±3.2MHz		-59		dBc	
EVM		1.3		%	
Linear Efficiency		35.5		%	V _{CC} =3.4V
I _{CC} (I _{CC} , I _{CC-Bias})		470		mA	
Input VSWR		2.1:1			
Harmonic Output (2fo)		-10		dBm	f=2fo, RBW=1MHz
Harmonic Output (3fo)		-25		dBm	f=3fo, RBW=1MHz

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Low Power Mode (V_{MODE} High) (TDSCDMA)					T _C = +25 °C, V _{CC} = 3.4V, V _{MODE} = 2.8V, V _{REG} = 2.85V, Mod. = TDSCDMA, P _{OUT} = 19 dBm, unless otherwise specified.
Operating Frequency Range	1880		1920	MHz	
Maximum Linear Output		18		dBm	
Power Gain		20		dB	
Gain Delta versus Frequency		0.5		dB	
ACLR1 @ ±1.6MHz		-40		dBc	
ACLR2 @ ±3.2MHz		-59		dBc	
EVM		2.5		%	
Input VSWR		1.3:1			
Linear Efficiency		21		%	
I _{CC} (I _{CC} , I _{CC-Bias})		110		mA	
Harmonic Output (2fo)				dBm	P _{OUT} = +19 dBm, f = 2fo, RBW = 1MHz
Harmonic Output (3fo)				dBm	P _{OUT} = +19 dBm, f = 3fo, RBW = 1MHz

TDSCDMA - SEM Margin for 2010MHz and 1900MHz Band



Condition Table 1

A) Max Linear Output ($P_{OUT_MAX_1}$) reduction at normal and high voltage ($V_{CC} > 3.4V$).

As a reference, the following setup shall be used for HSDPA test with reduced output power.

Parameter	Conditions	Level
Output Power ($P_{OUT_MAX_1}$) for different ratio of β_c to β_d for all values of β_{hs}	A) $1/15 \leq \beta_c/\beta_d \leq 12/15$	+26.5 dBm
	B) $13/15 \leq \beta_c/\beta_d \leq 15/8$	+25.5 dBm
	C) $15/7 \leq \beta_c/\beta_d \leq 15/0$	+24.5 dBm

Condition Table 2


A) Max Linear Output ($P_{OUT_MAX_1}$) reduction at normal and high voltage ($V_{CC} > 3.4V$).

As a reference, the following setup shall be used for HSDPA test with reduced output power.


Parameter	Conditions	Level
Output Power ($P_{OUT_MAX_1}$) for different ratio of β_c to β_d for all values of β_{hs}	A) $1/15 \leq \beta_c/\beta_d \leq 12/15$	+18 dBm
	B) $13/15 \leq \beta_c/\beta_d \leq 15/8$	+17 dBm
	C) $15/7 \leq \beta_c/\beta_d \leq 15/0$	+16 dBm

Pin	Function	Description
1	RF IN	AC-coupled RF input internally matched to 50Ω.
2	NC	This pin must remain floating.
3	VMODE	Digital control voltage input for switching the PA from low power mode to high power mode and vice versa. A “low” on this pin operates the PA in the specified high power mode. A “high” on this pin operates the PA in the specified low power mode.
4	VREG	Regulated voltage input required for operation of PA bias circuitry. This pin also functions as the PA enable/disable control.
5	VDET	An external load resistor (RDET) is required on this pin. A lowpass filter of averaging functionality is also required to reduce voltage ripple (due to modulation) to an acceptable amount. An isolator is required on the PA output for proper operation of PDET when the PA operates into a non-50Ω load impedance.
6	NC	This pin must remain floating.
7	NC	This pin must remain floating.
8	NC	This pin must remain floating.
9	RF OUT	AC-coupled RF output internally matched to 50Ω.
10	VCC2	Power supply input for the collector voltage on Q2 RF output amplification stage. A low frequency decoupling capacitor (4.7 μF) is required on this line. The voltage on this pin may be controlled by a DC converter.
11	VCC2	Same as pin 10.
12	VCC2	Same as pin 10.
13	VCC2L	Power supply input for the collector voltage on LPM Q2 RF output amplification stage. A low frequency decoupling capacitor (4.7 μF) is required on this line. The voltage on this pin may be controlled by a DC-DC converter.
14	IM	Interstage matching.
15	VCC1	Power supply input for the collector voltage on Q1 RF output amplification stage. A low frequency decoupling capacitor (4.7 μF) is required on this line. The voltage on this pin may be controlled by a DC-DC converter. Pin 15 is connected internally to pin 14, and should be connected together on the PCB.
16	VCCBIAS	Power supply input for the DC bias circuitry. The voltage on this pin must be 3.1V or greater for specified operation. Low frequency decoupling capacitors (4.7 μF and 1nF) are recommended on this line.
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.

Package Drawing



Application Schematic for WCDMA and TDSCDMA



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land Pattern

- A = 0.64 x 0.28 (mm) Typ.
- B = 0.28 x 0.64 (mm) Typ.
- C = 0.78 x 0.64 (mm)
- D = 0.64 x 1.28 (mm)
- E = 1.50 (mm) Sq.

Dimensions in mm.




Figure 1. PCB Metal Land Pattern (Top View)

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.

- A = 0.74 x 0.38 (mm) Typ.
- B = 0.38 x 0.74 (mm) Typ.
- C = 1.60 (mm) Sq.




Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

Tape and Reel Information

Carrier tape basic dimensions are based on EIA481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent.

Carrier tape is wound or placed onto a shipping reel either 330 mm (13 inches) in diameter or 178 mm (7 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts.

Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier, ESD bag, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be rebaked, most carrier tape and shipping reels are not rated as bakeable at 125 °C. If baking is required, devices may be baked according to section 4, table 4-1, column 8 of Joint Industry Standard IPC/JEDEC J-STD-033A.

The following table provides useful information for carrier tape and reels used for shipping the devices described in this document.


RFMD Part Number	Reel Diameter Inch (mm)	Hub Diameter Inch (mm)	Width (mm)	Pocket Pitch (mm)	Feed	Units per Reel
RF3266TR7	7 (178)	2.4 (61)	12	4	Single	2500

QFN (Carrier Tape Drawing with Part Orientation)

Notes:

1. All dimensions are in millimeters (mm).
2. Unless otherwise specified, all dimension tolerances per EIA-481.

$A_o = 3.18 \pm 0.10$
 $B_o = 3.18 \pm 0.10$
 $F = 5.50 \pm 0.05$
 $K_o = 1.02 \pm 0.10$
 $P = 4.00 \pm 0.10$
 $W = 12.00 +0.30/-0.10$



射频和天线设计培训课程推荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立,致力并专注于微波、射频、天线设计研发人才的培养;我们于 2006 年整合合并微波 EDA 网(www.mweda.com),现已发展成为国内最大的微波射频和天线设计人才培养基地,成功推出多套微波射频以及天线设计经典培训课程和 ADS、HFSS 等专业软件使用培训课程,广受客户好评;并先后与人民邮电出版社、电子工业出版社合作出版了多本专业图书,帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、研通高频、埃威航电、国人通信等多家国内知名公司,以及台湾工业技术研究院、永业科技、全一电子等多家台湾地区企业。

易迪拓培训课程列表: <http://www.edatop.com/peixun/rfe/129.html>



射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材;旨在引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和研发设计能力。通过套装的学习,能够让学员完全达到和胜任一个合格的射频工程师的要求...

课程网址: <http://www.edatop.com/peixun/rfe/110.html>

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程,共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解,并多结合设计实例,由浅入深、详细而又全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设计方面的内容。能让您在最短的时间内学会使用 ADS,迅速提升个人技术能力,把 ADS 真正应用到实际研发工作中去,成为 ADS 设计专家...



课程网址: <http://www.edatop.com/peixun/ads/13.html>



HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程,是迄今国内最全面、最专业的 HFSS 培训教程套装,可以帮助您从零开始,全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装,更可超值赠送 3 个月免费学习答疑,随时解答您学习过程中遇到的棘手问题,让您的 HFSS 学习更加轻松顺畅...

课程网址: <http://www.edatop.com/peixun/hfss/11.html>

CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出,是最全面、系统、专业的 CST 微波工作室培训课程套装,所有课程都由经验丰富的专家授课,视频教学,可以帮助您从零开始,全面系统地学习 CST 微波工作的各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装,还可超值赠送 3 个月免费学习答疑...

课程网址: <http://www.edatop.com/peixun/cst/24.html>



HFSS 天线设计培训课程套装

套装包含 6 门视频课程和 1 本图书,课程从基础讲起,内容由浅入深,理论介绍和实际操作讲解相结合,全面系统的讲解了 HFSS 天线设计的全过程。是国内最全面、最专业的 HFSS 天线设计课程,可以帮助您快速学习掌握如何使用 HFSS 设计天线,让天线设计不再难...

课程网址: <http://www.edatop.com/peixun/hfss/122.html>

13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程,培训将 13.56MHz 线圈天线设计原理和仿真设计实践相结合,全面系统地讲解了 13.56MHz 线圈天线的工作原理、设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作,同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过该套课程的学习,可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹配电路的原理、设计和调试...

详情浏览: <http://www.edatop.com/peixun/antenna/116.html>



我们的课程优势:

- ※ 成立于 2004 年,10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养,更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授,结合实际工程案例,直观、实用、易学

联系我们:

- ※ 易迪拓培训官网: <http://www.edatop.com>
- ※ 微波 EDA 网: <http://www.mweda.com>
- ※ 官方淘宝店: <http://shop36920890.taobao.com>