PCB Librarian Expert

Version 15.1

Training Manual

January 7, 2004



© 1990-2004 Cadence Design Systems, Inc. All rights reserved. Printed in the United States of America. Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Cadence Trademarks

1st Silicon Success® Allegro® AssuraTM **BuildGates**® Cadence[®] (brand and logo) CeltICTM ClockStorm[®] CoBALTTM Concept[®] Connections® Design Foundry® Diva® Dracula® EncounterTM Fire & Ice® First Encounter®

FormalCheck® HDL-ICE® IncisiveTM IP GalleryTM Nano EncounterTM NanoRouteTM NC-Verilog® OpenBook® online documentation library Orcad® Orcad Capture® Orcad Layout® PacifIC™ Palladium[™] Pearl® PowerSuiteTM PSpice[®]

QPlace® Quest® SeismICTM SignalStormTM Silicon Ensemble® SoC EncounterTM SourceLink® online customer support SPECCTRA® SPECCTRAQuest® SPECCTRAQuest® Spectre® TtME® Verifault-XL® Verilog® Virtuoso® VoltageStormTM

Other Trademarks

All other trademarks are the exclusive property of their respective owners.

Confidentiality Notice

No part of this publication may be reproduced in whole or in part by any means (including photocopying or storage in an information storage/retrieval system) or transmitted in any form or by any means without prior written permission from Cadence Design Systems, Inc. (Cadence).

Information in this document is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

UNPUBLISHED This document contains unpublished confidential information and is not to be disclosed or used except as authorized by written contract with Cadence. Rights reserved under the copyright laws of the United States.

Contents

Lesson 2	1: Introduction	.1-1
	Learning Objectives	.1-1
	Design Processes and Library Models	. 1-1
	Library Management Flow	.1-2
,	The Library Explorer	.1-3
,	The Part Developer	.1-4
	Allegro Library Tools	.1-5
	Lab 1-1: Before You Start	.1-6
•	Lab 1-2: Library Tools	.1-7
	Libraries from Cadence1	-16
	ConceptHDL Library Structure1	-17
	Company Libraries1	-18
Lesson	2: Setting Up a Build Area	.2-1
	Learning Objectives	2-1
	Sample Directory Structure	.2-1
	Build and Reference Area Libraries	.2-2
	Creating a Build Area	.2-3
	New Project Wizard	.2-4
	Data Managed Projects	.2-5
,	The Project File	.2-6
,	The Library Definition File	.2-7
	Setup for Allegro	.2-8
	Library Development Process	.2-9
	Lab 2-1: Setup	2-11
Lesson	3. The Symbol View	3-1
	Learning Objectives	3-1
-	Symbol Types and Versions	3-1
	Adding a New Part	3-3
	Adding a Symbol View	3-3
	Default Symbol Graphics	3-4
	Adding Pins	.3-5
	Available Pin Types and Shapes	.3-6
	Editing Pins and Graphics	.3-8
	Adding Symbol Properties and Text	.3-9
	Viewing and Editing in Concept	3-10
,	Things to Remember	3-11
	Setup Options for Symbols	3-13
	Symbol Pin Options	3-14
	Lab 3-1: Creating a Symbol View	3-16
Lesson	4. The Chins View	4-1
LCSSUII .	Learning Objectives	4-1
	Available Package Types	4-1
	Generating the Default Pack Type	.4-2
	JT	_

Manually Adding the Default Pack Type	4-3
Setting the Default to DIP	4-4
Associating an Allegro Footprint	4-5
Creating the Physical Pins List	4-7
Pin Mapping	4-8
Adding More Package Types	4-10
Allegro Footprint Viewer	4-11
Multiple Package Types	4-12
The Default Pack Type	4-13
Inherited Pin Properties	4-14
Setup Options for Package Pins	4-15
Part and Body Name	4-16
Lab 4-1: Creating the Chips View	4-18
Lesson 5: The Part Table View	5-1
Learning Objectives	5-1
IC Properties	5-1
Example 1	5-2
Property Header	5-3
Part Rows	5-4
Setup Options for Part Tables	5-5
Discrete Properties	5-6
Example 2	5-7
Part Tables and the Packager Netlist	5-8
Lab 5-1: Creating a Part Table View	5-10
Learner G. The Circulation Vienne	C 1
Lesson 6: The Simulation View	
Learning Objectives	
The Simulation View	
Pin Magning	
Pin Mapping	
Lab 6-1: Creating a Simulation View (optional lab)	
Lesson 7: Testing the Part	7-1
Learning Objectives	7-1
Review of Project Area	7-1
Testing Process	7-2
Design Entry	7-3
Packaging	7-4
Loading the Netlist	7-5
Library Synchronization	7-6
The Verify SubFlow	7-7
Automated Testing	7-9
Releasing the Part	7-10
Lab 7-1: Testing the Part	7-11
Lab 7-2: Automated Testing	7-16
Lab 7-3: Releasing a Part	7-17
Lesson 8. Building a 74I CX 373	Q _1
Learning Objectives	0-1 Q_1
Single-Section Vectored Pin Part	
Unexpanded Vectored Pins	

Expanding to Single Bits	8-3
Pin Mapping	8-4
Lab 8-1: Part Developer Setup	8-5
Lab 8-2: Creating the Symbol View	8-9
Lab 8-3: The Chips View	
Lab 8-4: The Part Table View	8-19
Lab 8-5: Testing the Part	8-22
Lub o o r Testing the Turt	
Lesson 9: Building a 74LCX125	9-1
Learning Objectives	9-1
Multi-Section Scalar Pin Part	9-1
Adding Slots and Mapping Pins	9-2
Pin Mapping Results	
Editing in Concept	9-4
Lab 9-1: Symbol View	9-5
Lab 9-2: The Chips View	9-8
Lab 9-3: The Part Table View	
Lab 9-4: Editing the Symbol in Concept	9-14
Lesson 10: Building a Resistor Network	10-1
Learning Objectives	10-1
The Multi-Section Version	10-1
The Single-Section Version	
Editing in Concept	10-3
Pin Mapping	
Subscript Pin Names	
Disabling IO and Load Checking	
Copying Part Table Rows	
Lab 10-1: The Symbol View	
Lab 10-2: The Chips View	
Lab 10-3: The Part Table View	10-16
Lab 10-4. Editing a Symbol in Concept	10-19
Lab 10-4.Latting a Symbol in Concept	
Lesson 11: More Part Building	11-1
Learning Objectives	11-1
Copying and Modifying Parts	11-1
Changing the Chips View	11-2
Symbol Changes	11-3
Part Table Changes	11-4
Showing Power and Ground	11-5
Mapping Shared Pins	11-6
No Connect Pins	
Manipulating Global Pins	
Voltage Symbols	
Lab 11-1: Building a 74LCX 573	11-10
Lab 11-2: Building an LM124	11-15
Lab 11-3-Building a Voltage Symbol	11_71
Lab 11-5. Dunding a Voltage Symbol	11-21
Lesson 12: Advanced Skills	12-1
Learning Objectives	12-1
Asymmetrical and Split Parts	12-1
Asymmetrical Symbol Versions	

Asymmetrical Package Descriptions	
Asymmetrical Pin Mapping	
Package View First	
Multiple Symbol Generation	
Split Parts	
Distributing Pins	
Split Part Pin Mapping	
Split Part Symbol Generation	
Using Split Parts	
Importing Text Files	
CSV Files	
The Metadata View	
Using Category Files	
Categorizing Parts	
Saving Categories	
Lab 12-1:Building an Asymmetrical Part	
Lab 12-2:Creating a Split Part	
Lab 12-3:Importing Text Files	
Lab 12-4: Modifying an Existing Part	
Lab 12-5:Creating a Category File	
	12.1
Lesson 13: Pad Stack Editor	
Alleren De leterle	
Allegro Padstacks	
General Parameters	
Padstack Layers	
Snapes and Sizes	
Negative Image Planes	
Copying Layers	
Check and Save	
Summary Report	
Lab 13-1: Creating Padstack 60c38d	
Lab 13-2: Creating Padstack 60/s38d	
Lab 13-3: Creating Padstack /6x24smd	13-18
Lesson 14: Symbol Editor	
Learning Objectives	
Types of Symbols	
Creating a Package Symbol	
Moving the Drawing Origin	
Example: DIP Package	
Adding Pins	
Drawing Part Outlines	
Adding Labels	
Setting Rules	
Saving Symbol Files	
Creating a Flash Symbol	
Defining the Thermal Relief	
Lab 14-1:Creating a DIP14 Package Symbol	
Lab 14-2:Creating an SO16 Package Symbol	
Lab 14-3:Creating a Flash Symbol	

Lesson 15: Pa	ackage Symbol Wizard15-	-1
Learnir	ng Objectives15.	-1
Access	ing the Wizard15-	-1
Choosi	ng a Package Type15-	-2
Specify	ying a Template File15-	-3
Genera	Il Parameters15-	-4
Packag	ge-Specific Parameters15-	-5
Specify	ving Padstacks	-6
Symbo	1 Origin	-7
Summa	ary Form15	-8
Lab 15	5-1:Creating a DIP16 Package15-	-9
Lab 15	5-2:Creating a PLCC28 Package	12
Lesson 16: C	ustom Padstacks (optional material)16-	-1
Learnir	ng Objectives16	-1
Starting	g a Shape Symbol16	-1
Drawin	ng the Shape16-	-2
Using t	the Shape Symbol in a Padstack16	-3
Packag	e Symbols and Custom Pads16-	-4
Lab 16	5-1:Creating a Shape Symbol16-	-5
Lab 16	5-2:Defining the MELF Padstack16-	-8
Lab 16	5-3:Creating the MELF Diode	0
Lesson 17: M	lechanical Symbols (optional material)17-	-1
Learnir	ng Objectives17-	-1
Starting	g a Mechanical Symbol17-	-1
Sample	e Board Outline17-	-2
Drawin	ng the Outline17-	-3
Tooling	g and Mounting Holes17-	-4
Keepin	and Keepout Areas	-5
Saving	Mechanical Symbol Files	-6
Lab 17	7-1:Creating a Board Mechanical Symbol	-7
Lesson 18: Ed	dge Connector (optional material)18-	-1
Lesson	Objectives	-1
Method	d 118	-1
Method	18	-2
Lab 18	3-1:Creating Padstacks	-4
Lab 18	3-2: Creating the Edge Connector	-8
Appendix A:	Concept DSP Example	-1
Appendix B:	Allegro BGA ExampleB	-1

射频和天线设计培训课程推荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立,致力并专注于微 波、射频、天线设计研发人才的培养;我们于 2006 年整合合并微波 EDA 网(www.mweda.com),现 已发展成为国内最大的微波射频和天线设计人才培养基地,成功推出多套微波射频以及天线设计经典 培训课程和 ADS、HFSS 等专业软件使用培训课程,广受客户好评;并先后与人民邮电出版社、电子 工业出版社合作出版了多本专业图书,帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、 研通高频、埃威航电、国人通信等多家国内知名公司,以及台湾工业技术研究院、永业科技、全一电 子等多家台湾地区企业。

易迪拓培训课程列表: http://www.edatop.com/peixun/rfe/129.html



射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电 路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材; 旨在 引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和 研发设计能力。通过套装的学习,能够让学员完全达到和胜任一个合格 的射频工程师的要求…

课程网址: http://www.edatop.com/peixun/rfe/110.html

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程,共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系 统设计领域资深专家讲解,并多结合设计实例,由浅入深、详细而又 全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设 计方面的内容。能让您在最短的时间内学会使用 ADS,迅速提升个人技 术能力,把 ADS 真正应用到实际研发工作中去,成为 ADS 设计专家...



课程网址: http://www.edatop.com/peixun/ads/13.html



HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程,是迄今国内最全面、最 专业的 HFSS 培训教程套装,可以帮助您从零开始,全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装,更可超值赠送 3 个月 免费学习答疑,随时解答您学习过程中遇到的棘手问题,让您的 HFSS 学习更加轻松顺畅…

课程网址: http://www.edatop.com/peixun/hfss/11.html

CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出,是最全面、系统、 专业的 CST 微波工作室培训课程套装,所有课程都由经验丰富的专家授 课,视频教学,可以帮助您从零开始,全面系统地学习 CST 微波工作的 各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装, 还可超值赠送 3 个月免费学习答疑…



课程网址: http://www.edatop.com/peixun/cst/24.html



HFSS 天线设计培训课程套装

套装包含 6 门视频课程和 1 本图书,课程从基础讲起,内容由浅入深, 理论介绍和实际操作讲解相结合,全面系统的讲解了 HFSS 天线设计的 全过程。是国内最全面、最专业的 HFSS 天线设计课程,可以帮助您快 速学习掌握如何使用 HFSS 设计天线,让天线设计不再难…

课程网址: http://www.edatop.com/peixun/hfss/122.html

13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程,培训将 13.56MHz 线圈天线设计原理和仿 真设计实践相结合,全面系统地讲解了 13.56MHz 线圈天线的工作原理、 设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体 操作,同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过 该套课程的学习,可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹 配电路的原理、设计和调试…



详情浏览: http://www.edatop.com/peixun/antenna/116.html

我们的课程优势:

- ※ 成立于 2004 年, 10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养,更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授,结合实际工程案例,直观、实用、易学

联系我们:

- ※ 易迪拓培训官网: http://www.edatop.com
- ※ 微波 EDA 网: http://www.mweda.com
- ※ 官方淘宝店: http://shop36920890.taobao.com

专注于微波、射频、大线设计人才的培养 **房迪拓培训** 官方网址: http://www.edatop.com

淘宝网店:http://shop36920890.taobao.cor