

EMI Filters: Recommendations and measurements


P. MERCERON AND P. RABIER

With the development of wireless telecommunications, consumer products and cellular phones are subjected to Radio Frequency Interference and may generate ElectroMagnetic Interference. This is in addition to ElectroStatic Discharge the user can apply when touching a connector like a bottom connector on a cellular phone.

In the past, filtering was achieved by discrete devices (capacitors, resistors) and ESD protection was done by discrete diodes. Cellular phone size drop and enhanced features require faster signals and more and more integrated devices which are becoming very sensitive to ESD or EMI/RFI.

Discrete devices impose a well designed layout to minimize parasitic effect of PCB inductances while Integrated Passive and Active Devices suppress most of these inductances due to very short tracks between passives on the die itself.

Fig. 1: Frequency response comparison between discrete and IPAD™ filter.



Discrete filter will behave like a rejection filter but the rejection frequency will be depending on parasitic inductances while the IPAD filter will act like a low pass filter.

EMIF filters have three main functions, the first is of course to filter EMI/RFI, the second is to protect inputs and outputs against ESD and the third one is to transmit data from inputs to outputs. EMIF datasheets provide data and curve measured in specific conditions. The goal of this note is to explain test conditions for EMIF devices.

1-Frequency response

EMIF target is to pass low frequency signals and to reject frequency higher than 800MHz especially 900MHz, 1.8 and 2.4GHz.

Attenuation curve provided in specification shows :


- Simulation thanks to the Aplac (or P-Spice) tool. This is done before the die design to be sure the device will fit customer requirements
- Measurement done on demonstration board.

AN1751 - APPLICATION NOTE

Aplac models take into account of die, bumps and via for the ground connections. It does not consider PCB track in the application.

Figure 2 represents an example of Aplac model for one filtering cell.

Fig. 2: Aplac model for die, bumps and PCB via.



P-Spice is probably the most wellknown simulation software in electronic industry. Limits of P-Spice is reached when trying to simulate RF signals because of the time it takes for each simulation. It is also impossible to simulate crosstalk phenomena. Aplac has been developed to avoid all these P-Spice limitations.

Concerning measurements, the first step is to calibrate the equipment. This is why demoboards are delivered with a calibration kit shown in figure 3 while the IPAD™ device is on another board (figure 4).

Fig. 3: Calibration board.





Fig. 4: Measurement condition on demoboard.




If test equipment is not calibrated, non negligible error can occur as the attenuation measurement will correspond to the one of the IPAD™ + board + connections. Furthermore measurement is done with a 50 Ω load while some applications may have other impedances.

2- ESD and latch-up measurements

I/O lines of a cellular phone must be protected against ESD. Most popular ESD standard is the IEC61000-4-2 having a surge generator defined in figure 5.

Fig. 5: IEC61000-4-2 generator and the result on a non protected integrated circuit die.




IEC61000-4-2 specifies C1 charged up to 8kV (contact) and 15kV (air discharge). The MIL-STD 883E Method 3015.7 is also a reference.

All external pins (bottom connectors, microphone jack...) may be subjected to these kinds of surges. If no protection is used, result will be the destruction of the internal silicon chip. Destroyed I/O is generally a short circuit as silicon melt on a very small area as shown in figure 5.

If ESD protection device is the minimum to prevent failure, layout is also very important as very high di/dt of surge will generate a high Ldi/dt.

This means even with a protection device, an integrated circuit can be destroyed because of layout problem. Figure 6 explains differences between 2 layouts.

Fig. 6: Two layouts for two very different results.



Knowing all PCB tracks are equivalent to an inductance, in the first case the IC will see a voltage:
 $V_{IC} = (L1+L2+L3+L4) \times di/dt + V_{CL}$

With a track length, for protection device connection, of 2 cm (1cm from side to side), 35µ thickness, 0.5mm wide (microstrip track) then L2+L3 = 8nH

Considering a 15kV ESD surge surge having di/dt = 50A/0.7ns

The result is $V_{IC} = 570V$

AN1751 - APPLICATION NOTE

Overvoltage being directly linked to track length, voltage across IC may be much higher with few more centimeters. Most of IC will not like it.

With the correct layout, no high current is flowing through L6 and L3, then $V_{IC} = V_{CL}$
 In the first case, IC can be destroyed while with the second layout IC is perfectly protected.

Figure 7 gives input and output voltages of an EMI filter with the suitable layout. The demoboard shows the ESD is applied on input (V_{IN}), while EMIF output (V_{OUT}) is connected to the IC to be protected.

Fig. 7: ESD demoboard and measurements on EMIF10-1K010F1.





Figure 8 shows the equivalent schematic with the ESD surge generator, the EMI Filter and the load which corresponds to the device to be protected.

Fig. 8: Equivalent schematic of EMI filter connected to ESD surge generators.



Using EMI filter, protection is done in two steps. The first ESD diode will limit the V_{IN} voltage to:

$$V_{IN} = \frac{Rg \times V_{BR} + Rd \times Vg}{Rg + Rd}$$

$$V_{OUT} = \frac{R \times V_{BR} + Rd \times V_{IN}}{R_{I/O} + Rd}$$

Taking into account of : $R \gg Rd$, $Rg \gg Rd$ and $Rload \gg Rd$ (open circuit on the test board).

With $Vg = 15kV$, $Rg = 330\Omega$ applied to the EMIF10-1K010F1 board ($Rd = 1\Omega$, $V_{BR} = 8V$ and $R_{I/O} = 1k\Omega$)

$$V_{IN} = 53V \text{ and } V_{OUT} = 8.4V$$

With a correct layout, maximum output voltage is closed to V_{BR} .

Early ageing and destruction of IC is often due to latch-up phenomena which is mainly induced by dV/dt . Thanks to its RC structure, EMI filters provide high immunity to latch-up by integration of fast edges. Measurements done on *figure 7* show very clearly the high efficiency of the structure.

3- Crosstalk measurements


3a - Digital crosstalk

Crosstalk phenomena are due to coupling between 2 lines (2 filters in our case). Coupling factors (β_{12} and β_{21}) shown in *figure 9* increase when distance between lines decreases, particularly in silicon dice where distances between components are very short.

In the example above the expected signal on load RL_2 is $\alpha_2 \times Vg_2$, in fact the actual voltage at this point has got an extra value $\beta_{21} \times Vg_1$. This part of the Vg_1 signal represents the effect of the crosstalk phenomenon of the line 1 on the line 2.

This phenomenon has to be taken into account when drivers impose fast digital data or high frequency analog signals. The disturbed line will be more affected if it works with low voltage signal or high load impedance (few $k\Omega$).

Fig. 9: Crosstalk pheomonema.



AN1751 - APPLICATION NOTE

For digital crosstalk, test is done thanks to a square pulse generator connected in V_{g1} through a 74HC04 gate. An oscilloscope is connected to V_{g2} .

Figure 10 shows the measurement circuit used to quantify crosstalk effect in a classical digital application.

Fig. 10: Digital crosstalk measurement circuit.





Figure 11 shows with a signal from 0 to 5V and rise time of few ns, the impact on the disturbed line is less than 40mV peak to peak: no data disturbance was noted on the concerned line. The measurements performed with falling edges gives an impact within the same range.

Fig. 11: Digital crosstalk results (EMIF10-1K010F1).



3b - Analog crosstalk

Figure 12 gives the measurement circuit for analog crosstalk. In figure 13, the curve shows the effect of cell I1/O1 on cell I2/O2 for the EMIF10-1K010F1. In usual frequency range of analog signals (up to 100MHz) the effect on disturbed line is less than -47 dB

Fig. 12: Analog crosstalk measurement circuit.





Fig. 13: Typical analog crosstalk result (EMIF10-1K010F1).



4- Conclusion

EMI filter are designed to suppress EMI and RFI noises and are also used to protect sensitive systems against electro-static discharges. The use of an Z-R-Z structure provides a very stable voltage on the output during ESD discharge when layout has been correctly routed.

RF measurement must be done carefully after using calibration board provided with EMIF demoboard.

EMI filters on flipchip are the most efficient topology to filter and protect integrated circuit by saving PCB area.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

© 2003 STMicroelectronics - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

射频和天线设计培训课程推荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立,致力并专注于微波、射频、天线设计研发人才的培养;我们于 2006 年整合合并微波 EDA 网(www.mweda.com),现已发展成为国内最大的微波射频和天线设计人才培养基地,成功推出多套微波射频以及天线设计经典培训课程和 ADS、HFSS 等专业软件使用培训课程,广受客户好评;并先后与人民邮电出版社、电子工业出版社合作出版了多本专业图书,帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、研通高频、埃威航电、国人通信等多家国内知名公司,以及台湾工业技术研究院、永业科技、全一电子等多家台湾地区企业。

易迪拓培训推荐课程列表: <http://www.edatop.com/peixun/tuijian/>



射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材;旨在引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和研发设计能力。通过套装的学习,能够让学员完全达到和胜任一个合格的射频工程师的要求...

课程网址: <http://www.edatop.com/peixun/rfe/110.html>

手机天线设计培训视频课程

该套课程全面讲授了当前手机天线相关设计技术,内容涵盖了早期的外置螺旋手机天线设计,最常用的几种手机内置天线类型——如 monopole 天线、PIFA 天线、Loop 天线和 FICA 天线的设计,以及当前高端智能手机中较常用的金属边框和全金属外壳手机天线的设计;通过该套课程的学习,可以帮助您快速、全面、系统地学习、了解和掌握各种类型的手机天线设计,以及天线及其匹配电路的设计和调试...

课程网址: <http://www.edatop.com/peixun/antenna/133.html>



WiFi 和蓝牙天线设计培训课程

该套课程是李明洋老师应邀给惠普 (HP)公司工程师讲授的 3 天员工内训课程录像,课程内容是李明洋老师十多年工作经验积累和总结,主要讲解了 WiFi 天线设计、HFSS 天线设计软件的使用,匹配电路设计调试、矢量网络分析仪的使用操作、WiFi 射频电路和 PCB Layout 知识,以及 EMC 问题的分析解决思路等内容。对于正在从事射频设计和天线设计领域工作的您,绝对值得拥有和学习!...

课程网址: <http://www.edatop.com/peixun/antenna/134.html>



CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出,是最全面、系统、专业的 CST 微波工作室培训课程套装,所有课程都由经验丰富的专家授课,视频教学,可以帮助您从零开始,全面系统地学习 CST 微波工作的各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装,还可超值赠送 3 个月免费学习答疑...

课程网址: <http://www.edatop.com/peixun/cst/24.html>



HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程,是迄今国内最全面、最专业的 HFSS 培训教程套装,可以帮助您从零开始,全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装,更可超值赠送 3 个月免费学习答疑,随时解答您学习过程中遇到的棘手问题,让您的 HFSS 学习更加轻松顺畅...

课程网址: <http://www.edatop.com/peixun/hfss/11.html>

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程,共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解,并多结合设计实例,由浅入深、详细而又全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设计方面的内容。能让您在最短的时间内学会使用 ADS,迅速提升个人技术能力,把 ADS 真正应用到实际研发工作中去,成为 ADS 设计专家...

课程网址: <http://www.edatop.com/peixun/ads/13.html>



我们的课程优势:

- ※ 成立于 2004 年,10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养,更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授,结合实际工程案例,直观、实用、易学

联系我们:

- ※ 易迪拓培训官网: <http://www.edatop.com>
- ※ 微波 EDA 网: <http://www.mweda.com>
- ※ 官方淘宝店: <http://shop36920890.taobao.com>