• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > CST > CST使用问答 > [CST] How to simulate a layout to know the potential EMI/EMC issue

[CST] How to simulate a layout to know the potential EMI/EMC issue

录入：edatop.com     点击：
I know that CST can simulate PCB layout to predict EMC/EMI issue which will the product fail radiated spurious emission test at certification. can anyone tell me how to do it? any document with simulation procedure is welcomed.

申明：网友回复良莠不齐，仅供参考。如需专业解答，请学习易迪拓培训专家讲授的CST视频培训教程。

上一篇：How to create a solid 3D ellipsoidal in CST
下一篇：How to get s-parameter from plane wave excitation in CST?

layout simulate CST potential issue 延伸阅读：

CST培训课程推荐详情>>

CST中文教程最全面、最专业的CST微波工作室视频培训课程，可以帮助您从零开始，全面系统学习CST的设计应用【More..】

CST栏目
频道总排行

  网站地图